

Accredited by NAAC with 'B+' Grade, 2(f) & 12B Status Institution by UGC

IG Valley, Madurai Main Road, Manikandam, Tiruchirappalli - 620012

NAAC DOCUMENTS

QUALITY INDICATOR FRAME WORK

CRITERION – 2

TEACHING-LEARNING AND EVALUATION

SUBMITTED BY

IQAC

INTERNAL QUALITY ASSURANCE CELL INDRA GANESAN COLLEGE OF ENGINEERING





Criteria 2

Teaching-Learning and Evaluation

350

Key Indicator-2.6 Student Performances and Learning Outcome (90)

2.6.1 Programme Outcomes (POs) and Course Outcomes (COs) for all programmes offered by the institution are stated and displayed on website

DEPARTMENT OF ME - VLSI DESIGN...R2021

INDRA GANESAN COLLEGE OF ENGINEERING

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

M.E. - VLSI DESIGN

REGULATION -2021

COURSE OUTCOMES

SEM -I

C101 VL4153 - Graph Theory and Optimization Techniques

After the course, the student should be able to:

СО	Course Outcomes	POs	PSOs
C101.1	Apply graph ideas is solving connectivity related problems	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C101.2	optimization problems	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C101.3	Formulate and construct mathematical models for linear programming problems and solve the transportation and assignment problems	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C101.4	Conceptualize the principle of optimality and sub- optimization, formulation and computational procedure of dynamic programming	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C101.5	Model various real life situations as optimization problems and effect their solution through Non-linear programming	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C101.6	Apply simulation modeling techniques to problems drawn from industry management and other engineering fields	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1	PO1	PO1	PSO 1	PSO 2	PSO 3
C101. 1	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101.	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101.	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101.	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101.	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101.	2	1	1	1	3	3	3	3	3	3	2	2	1	2	2
C101	3	3	0	2	2	-	-	-	-	-	2	1	-	-	

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

C102- RM4151 RESEARCH METHODOLOGY AND IPR

After the course, the student should be able to:

CO	Covers O		
C102.1	Ability to arrange the condition of	POs	PSOs
	Ability to arrange the conditions for collection and analysis of data in a manner that aims to combine relevance to the research purpose	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C102.2	manner to ensure accuracy and facilitate data and systematic	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C102.3	Ability to transform and model the collected data to discover useful information for decision making	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C102.4	Ability to awareness about the benefits of Intellectual property		-,,-
C102.5	Ability to take up legal certainty while applying for Patent.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C102.6	create public awareness about the benefits of lately	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO	PO	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C102.	_			1	3	6	7	8	9	0	1	2	1	2	3
1	2	2	2	2	2	3	3	3	2	3	3	2			3
C102.	2	2				-				3	3	2	1	1	1
2		2	2	2	2	3	3	3	2	3	3	2	1	1	1
C102.	2	2	2	2								4	1	1	1
3		-	2	2	2	3	3	3	2	3	3	2	1	1	1
C102.	2	2	2	2	2	2						-	1	1	1
4			_	2		3	3	3	2	3	3	2	1	1	1
C102.	2	2	2	2	2	3	3	3	2	3	2		-	-	1
C102.										3	3	2	1	1	1
5	2	2	2	2	2	3	3	3	2	3	3	2			
C102	2	2	2	2			-		-	3	3	2	1	1	1
	_		-	2	2	3	3	3	2	3	3	2	1	1	1

C103- VL4151 Analog IC Design

After the course, the student should be able to:

CO	Course Outcomes		
C103.1	Design amplifiers to meet user specifications	POs	PSOs
C103.2	Analyse the frequency and noise performance of amplifiers	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
010010	Design and analyse feedback amplifiers and one start	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	besign and analyse two stage on amps	1,2,3,4,5,6,7,8,9,10,11,12	1.2.3
C103.5	Design and analyse current mirrors and current sinks with mos	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3

	devices		
C103.6	Analyze Stability, frequency response, and Noise in MOS amplifiers		
	my, and response, and Noise in MOS amplifiers	1,2,3,4,5,6,7,8,9,10,11,12	123

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C103.	_			<u> </u>	-	0	1	8	9	0	1	2	1	2	3
1	2	2	2	2	2	3	3	3	3	3	3	3	1		
C103.	^										3	3	1	2	1
2	2	2	2	2	2	3	3	3	3	3	3	3	1	2	
C103.	_	_									3	3	1	2	I
3	2	2	2	2	2	3	3	3	3	3	3	3	4		
C103.											3	3	1	2	1
4	2	2	2	2	2	3	3	3	3	3	3	2			
C103.										3	3	3	1	2	1
5	2	2	2	2	2	3	3	3	3	3	3	3	,		
C103.				-	-					-	3	3	1	2	1
5	2	2	2	2	2	3	3	3	3	3	3	2			
C103	2	2	2	2	2	2					3	3	1	2	1
				4	2	3	3	3	3	3	3	3	1	2	1

C104- VL4152 Digital CMOS VLSI Design

After the course, the student should be able to:

CO	Course Outcomes		720
C104.1	Use mathematical mathed	POs	PSOs
	CMOS digital circuits	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C104.2	circuits that realize specified digital functions	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C104.3	and to optimize combinational circuit delay using RC delay models and logical effort	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C104.4	Design sequential logic at the transistor level and compare the tradeoffs of sequencing elements including flip-flops, transparent latches	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C104.5	Understand design methodology of arithmetic building blocks		
C104.6	Design functional units including ROM and SRAM	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	The street metading NOW and SKAM	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C104.				T .	-	0	/	8	9	0	1	2	1	2	3
1	2	2	2	2	2	3	3	3	3	3	3	3	_	-	5
C104.					_						3	3	2	2	2
2	2	2	2	2	2	3	3	3	3	3	2				
C104.									3	3	3	3	2	2	2
3	2	2	2	2	2	3	3	3	3	3	2	2			
					-	_				3	3	3	2	2	2

பா. G. Balakrishnan, M.E., Ph.D.,
Principal

C104. 4	2	2	2	2	2	3	3	3	3	3	3	2	Τ.		
C104.	2									3	3	3	2	2	2
5	2	2	2	2	2	3	3	3	3	3	3	2	2	2	
C104.	2											3	2	2	2
6	2	2	2	2	2	3	3	3	3	3	3	2	2		
C104	2	2	2	2	2	2	2				3	3	2	2	2
						3	3	3	3	3	3	3	2	2	2

C105- AP4152 ADVANCED DIGITAL SYSTEM DESIGN

After the course, the student should be able to:

POs ,2,3,4,5,6,7,8,9,10,11,12	PSOs 1,2,3
,2,3,4,5,6,7,8,9,10,11,12	1,2,3
,2,3,4,5,6,7,8,9,10,11,12	1,2,3
2,3,4,5,6,7,8,9,10,11,12	1,2,3
2,3,4,3,6,7,8,9,10,11,12	1,2,3
2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3
2	2,3,4,5,6,7,8,9,10,11,12 3,3,4,5,6,7,8,9,10,11,12

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C105.	2					0	1	8	9	0	1	2	1	2	3
1	2	2	2	2	1	3	2	3	3	3	3	2	2		
C105.	0										3		3	2	1
2	2	2	2	2	1	3	2	3	3	3	3	2	2	_	
C105.											3	2	3	2	1
3	2	2	2	2	1	3	2	3	3	3	3	2	2		
C105.											2	2	3	2	1
4	2	2	2	2	1	3	2	3	3	3	3	2	2		
C105.										2	3	2	3	2	1
5	2	2	2	2	1	3	2	3	3	3	3	2	2		
C105.						-						2	3	2	1
6	2	2	2	2	1	3	2	3	3	3	3	2			-
C105	2	2	2	2	1	2	_			5	3	2	3	2	1
			-	4	1	3	2	3	3	3	3	2	3	2	1

C106- AP4153 SEMICONDUCTOR DEVICES AND MODELING

After the course, the student should be able to:

CO	Course Outcomes		
C106.1		POs	PSOs
	Explore the properties of MOS capacitors.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

C106.2	Analyze the various characteristics of MOSFET devices.		
0100.5	Describe the various CMOS design parameters and their impact on performance of the device	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	
C106.4	Discuss the device level characteristics of RIT to		,-,
C106.5 C106.6	Identify the suitable mathematical technique for simulation. design of multistage MOS amplifier and analysis their frequency responses	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3
	responses amplifier and analysis their frequency	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO	PO	PO	PO	PO1	PO1	PO1	PSO	PSO	DOO
C106.	2	2				6	7	8	9	0	1	2	1	2	PSO 3
1		2	2	2	1	3	3	3	3	3	3	3	1		
C106.	2	2	2	2	1						3	3	1	2	1
2				2	1	3	3	3	3	3	3	3	1	2	1
C106.	2	2	2	2	1	3	3	2					1	- 4	1
C106.							3	3	3	3	3	3	1	2	1
4	2	2	2	2	1	3	3	3	3	2					
C106.									3	3	3	3	1	2	1
5	2	2	2	2	1	3	3	3	3	3				-	
C106.				-					3	3	3	3	1	2	1
5	2	2	2	2	1	3	3	3	3	3	2		-		
C106	2	2	2	2	1	2				3	3	3	1	2	1
					1	3	3	3	3	3	3	3	1	2	1

C107- VL4111 FPGA LABORATORY

After the course, the student should be able to:

CO	Course Outcomes		1
C107.1	and system verillog KIL design and synthesis s	POs	PSOs
	operators, relaxation of Verilog language rules, fixes for synthesis		1,2,3
C107.2	minutes confidently to the and intender		
C107.3	apply the System Verilog verification C	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	classes, constrained random stimulus, coverage, strings, queues and dynamic arrays, and learn how to utilize these features for more effective and efficient verification	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
-20/01	the implementation of higher level of abstraction (
		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
E.	Develop Verilog test environments of significant capability and complexity.	1,2,3,4,5,6,7,8,9,10,11,12	1.0.0
	Integrate scoreboards, multichannel seguencers and B		1,2,3
	Models and Register Models	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Dr. G. Balakrishnan, M.E., Ph.D.,

PO1	PO2	PO3	PO4	PO5	DO6	DOT.	DOG							
1	1	1	1	103	100	PU/	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	1	1	1	1	3	3	3	2	2	2	2		2	1503
1	1	1	1	1	3	3	3	2	2	2	2			1
1	1	1	1	1	3	3	3	2	2				2	1
1	1	1	1	1	3			2	2		2	2	2	1
1	1	1	1	1					2	2	2	2	2	1
1	1.	1	1	1				2	2	2	2	2	2	1
1	1	1	1	1	3	3	3	2	2	2	2	2	2	1
1		1	1	1	3	3	3	2	2	2	2	2	2	1
	PO1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 3 1 1 1 1 1 3 1 1 1 1 1 3 1 1 1 1 1 3 1 1 1 1 1 3	1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3	1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3 1 1 1 1 1 3 3	1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2 1 1 1 1 1 3 3 3 2	1 1 1 1 1 3 3 2 2 1 1 1 1 1 3 3 3 2 2 1 1 1 1 1 3 3 3 2 2 1 1 1 1 1 3 3 3 2 2 1 1 1 1 1 3 3 3 2 2 1 1 1 1 1 3 3 3 2 2 1 1 1 1 1 3 3 3 2 2	1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2 1 1 1 1 1 3 3 3 2 2 2	1 1 1 1 1 3 3 3 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 1 1 1 1 1 3 3 3 3 2 2 2 2 1 1 1 1 1 3 3 3 3 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2	1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 2 2 1 1 1 1 3 3 3 3 3 <td>1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2</td>	1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 1 3 3 3 2 2 2 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 2 2 2 1 1 1 1 3 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

C108- VL5201 Design for Verification using UVM

After the course, the student should be able to:

CO	Course Outcomes					
C108.1	Explainthe basic concepts of two methodologies UVM	POs	PSOs			
C108.2	build actual verification components	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3			
C108.3	generate the register layer classes.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3			
C108.4	code test benches using UVM.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3			
C108.5	Analyse advanced peripheral bus test benches.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3			
C108.6	provide an experience on self checking UVM testbenches	1,2,3,4,5,6,7,8,9,10,11,12				
	and a titl testbelleties	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3			

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C108.	2	2	2					8	9	0	1	2	1	2	3
T C100	~	4	4	2	1	3	2	3	3	3	3	3	3		1
C108.	2	2	2	2	1	3	2	3	3	3	3	2		2	1
C108.	2									3	3	3	3	2	1
3	2	2	2	2	1	3	2	3	3	3	3	3	3		
C108.	2	2	2	2								3	3	2	1
4	4		2	2	1	3	2	3	3	3	3	3	3		1
C108.	2	2	2	2		_								2	1
5				2	1	3	2	3	3	3	3	3	3		1
C108.	2	2	2	2	1		_							2	1
5				2	1	3	2	3	3	3	3	3	3	- 1	1
C108	2	2	2	2	1	3	2						2	2	1
					-	3	2	3	3	3	3	3	3	2	1

C109 - VL4291 Low Power VLSI Design

After the course, the student should be able to:

CO	Comme Co.		
	Course Outcomes	POs	PSOs
	(A)		1503

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

C109.1	able to find the power dissipation of MOS circuits		
	and the power dissipation of MOS circuits	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C109.2	design and analyze various MOS logic circuits.	7 7 7 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1,2,3
C109.3	apply low power techniques for low power dissipation	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C109.4	able to estimate the power dissipation of ICs	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C109.5	able to develop allowed dissipation of ICs	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
010715	able to develop algorithms to reduce power dissipation by software tools.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C109.6	identify the power reduction techniques based on technology		
	independent and technology dependent methods	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO	PO1	PO1	PO1	PSO	PSO	PSO
C109.						-	+-	0	9	0	1	2	1	2	3
1	1	1	1	1	2	3	3	3	3	3	3	3	1	1	1
C109.	1							-					1		1
2	1	ı	1	1	2	3	3	3	3	3	3	3	1	1	1
C109.	4												1		1
3	1	1	1	1	2	3	3	3	3	3	3	3	1	1	1
C109.	1	_										J	1		1
4	1	1	1	1	2	3	3	3	3	3	3	3	1	1	1
C109.	1										3	3	1		1
5	1	1	1	1	2	3	3	3	3	3	3	3	1	1	
C109.							-					3	1		1
5	1	1	1	1	2	3	3	3	3	3	3	3	1	1	
C109	1	1	1	1	2	2	2						1		1
					4	3	3	3	3	_ 3	3	3	1	1	1

C110- VL5202 LOW POWER VLSI DESIGN

After the course, the student should be able to:

CO	Course Outcomes		
C110.1	Identify sources of power in an IC	POs	PSOs
		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C110.2	Identify the power reduction techniques based on technology independent and technology	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C110.3	Learn the dependent Power dissipation mechanism in various MOS logic style	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C110.4	Identify suitable techniques to reduce the power dissipation		-,-,-
C110.5	Design memory circuits with low power dissipation.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C110.0	The reduction in power dissipation by an IC come a late 1. 1.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	reduction in size, cost and etc.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Dr. G. Balakrishnan, M.E., Ph.D.

Principal

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO	PO 8	PO 9	PO1	PO1	PO1	PSO	PSO	PSO
C110. 1	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110.	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110.	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110.	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110.	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110.	1	1	1	1	2	3	1	1	2	3	1	2	1	1	2
C110															

C111- VL4292 RF IC Design

After the course, the student should be able to:

CO	Covers O. 4		
	Course Outcomes	POs	PSOs
C111.1	Explain the principles of operation of an RF receiver front end	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C111.2	The state of the s		
C111.3	design and apply constraints for frequency synthesizers	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C111.4	analyze and design mixers	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C111.5	design different types of oscillators and perform noise analysis	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C111.6	design PLL and frequency synthesize	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	POS	POO	PO10	DO11	DO44		
C111.1	1	1	1	1	2	2	107	100	109	POIU	POII	PO12	PSO1	PSO2
	1	1	1	1		3	1	1	2	3	1	2	1	1
C111.2	1	1	1	1	2	3	1	1	2	3	1	2	1	1
C111.3	1	1	1	1	2	3	1	1	2	2	1		1	1
C111.4	1	1	1	1	2	2	1	1	2	3	1	2	11	1
C111.5	1	1	1	1		3	1	1	2	3	1	2	1	1
	1	1	1	1	2	_3	1	1	2	3	1	2	1	1
C111.6	1	1	1	1	2	3	1	1	2	2	1	2	1	- 1
C111	1	1	1	1	2	2	1	4	2	2	1		1	1
		-	_	1	4	3	1	_1	2	3	1	2	1	1

C112 - VL4252 VLSI Testing

After the course, the student should be able to:

CO	Correspond		
	Course Outcomes		PSOs
		POs	1303
			1

Jr. G. Balakrishnan, M.E., Ph.D.

Principal

C112.1	Explain the VLSI Testing Process		
0112,1	Explain the VESI resting Process	1,2,3,4,5,6,7,8,9,10,11,12	123
C112.2	Develop Logic Simulation and Fault Simulation		' '
C112.3	Develop Test for Combinational and Sequential Circuits	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C112.4	Explain the Design for Testability.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	Perform Fault Diagnosis.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C112.6	Learn test generation for combinational logic circuits.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	contollation for combinational logic circuits.	1,2,3,4,5,6,7,8,9,10,11,12	

PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1	PO1	PO1	PSO	PSO	PSO 3
2	2	2	2	1	3	2	3	3	3				1	
2	2	2	2	1	3	2	3	3	3	3			1	2
2	2	2	2	1	3	2	3	3	3	3				2
2	2	2	2	1	3	2	3	3	3	3				2
2	2	2	2	1	3	2	3	3	3					2
2	2	2	2	1	3	2	3	3						2
2	2	2	2	1	3	2	3	3						2
	2 2 2 2 2 2 2	1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 3 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 3 4 5 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1 2 2 2 2 1	1 2 3 4 5 6 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3 2 2 2 2 1 3	1 2 3 4 5 6 7 2 2 2 2 1 3 2 2 2 2 2 1 3 2 2 2 2 2 1 3 2 2 2 2 2 1 3 2 2 2 2 2 1 3 2 2 2 2 2 1 3 2 2 2 2 2 1 3 2	1 2 3 4 5 6 7 8 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3 2 2 2 2 1 3 2 3	1 2 3 4 5 6 7 8 9 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3 2 2 2 2 1 3 2 3 3	1 2 3 4 5 6 7 8 9 PO 10 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3 2 2 2 2 1 3 2 3 3 3	1 2 3 4 5 6 7 8 9 PO 1 0 1 PO 1 1 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 2 1 3 2 3 3 3 3 2 2 2 1 3 2 3 3 3 3 3 2 2 2 1 3 2 3 3 3	1 2 3 4 5 6 7 8 9 POI p	1 2 3 4 5 6 7 8 9 POI p	1 2 3 4 5 6 7 8 9 POI 1 1 POI 2 2 PSO 1 2 PSO 2 2 2 2 2 2 1 3 2 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 3 1 2 2 2 2 1 3 2 3 3 3 3 3 3 3 1 2 2 </td

C113- EL4071 Electromagnetic Interference and Compatibility

After the course, the student should be able to:

CO	Course Outcomes	DO.	PSOs
C113.1	Demonstrate knowledge of the various sources of electromagnetic interference.	POs 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C113.2		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C113.3	Explain the EMI mitigation techniques of shielding		
C113.4 C113.5	Explain the EMI mitigation techniques of grounding	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3
	Explain the need for standards and EMC measurement methods. Discuss the impact of EMC on wireless and broadband technologies.	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

	Course	PO	PO	PO	DO	DO	DO	Tan	T			-				
1	Course	1	2	10	FU	PU	PO	PO	PO	PO	PO1	PO1	PO1	PSO	PSO	DSO
1		1	14	13	4	5	6	7	8	9	0	1	2	1	250	130
												1 4	-	1	4	3

Dr. G. Balakrishnan, M.E., Ph.D.

Principal

		2	2	2	1	3	2	3	3	3	3	3	3	1	2
C113	2	2	2									3	<i>3</i>	1	2
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	2
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	2
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	2
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	2
C113.	2	2	2	2	1	3	2	3	3	3	3	3	3	1	2

C114 - II4092 System On Chip

After the course, the student should be able to:

CO	Course Outcomes		
	Course Outcomes	POs	PSOs
C114.1	Explain all important components of a System-on-Chip.		
C114.2	•	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	hardware and embedded software	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C114.3	Outline the major design flows for digital hardware	10010	
C114.4	Outline the major design flows for embedded software	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C114.5	Discuss the major architectures and trade-offs concerning	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	performance, cost and power	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C114.6	consumption of single chip and ambedded.	10015	
	, zeaded systems,	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	DOG	DOO	DOIL				PSO2	
C114.1	1	1	1	1	1	100	107	108	PU9	POIU	PO11	PO12	PSO1	PSO2	PSO3
C114.2	1	1	1	1	1	3	3	3	2	2	2	2.	2	2	1
	1	1	1	1	1	3	3	3	2	2.	2	2	2	2	1
C114.3	1	1	1	1	1	3	3	3	2	2	2			2	1
C114.4	1	1	1	1	1	3	2	2	2			2	2	2	1
C114.5	_ 1	1	1	1	1	2	3	3		2	2	2	2	2	1
C114.6	1	1	1	-	1	3	3	3	2	2	2	2	2	2	1
C114	1	1	1		1	3	3	3	2	2	2	2	2	2	1
C114	1	1	1	1	11	3	3	3	2	2	2	2	2	4	1
										-	4	4		2	1

Jr. G. Balakrishnan, M.E., Ph.D.,

Principal

C115- VL4211 Verification using UVM Laboratory

After the course, the student should be able to:

CO	Course Outcomes		DC C
C115.1	Explain the features and capabilities of the UVM class library for	POs	PSOs
	environment	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.2	create and configure reusable, scalable, and robust UVM verification components (UVCs)	1,2,3,4,5,6,7,8,9,10,11,12	1.0.0
C115.3	create a UVM test bench structure using the UVM III		1,2,3
	- Third detaily	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.4	develop a register model for your DUT		
C115.5	use the model for initialization and accessing DUT registers	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.6	design the system with verilog and system Variles	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	and system verling	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO1	PO2	PO3	PO4	POS	DOC	DO-	I						PSO2	
C115.1	1	1	1	1	103	PU	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	Deor
C115.2	1	1	1	1	1	3	3	3	2	2	2	2	2	1502	1503
C115.3	1	1	1	1	11	3	3	3	2	2	2	2		2	1
	1	1	1	1	1	3	3	3	2	2	2	2	2	2	1
C115.4	1	1	1	1	1	3	3	3	2	2		2	2	2	1
C115.5	1	1	1	1	1	3	3	2	2	2	2	2	2	2	1
C115.6	1	1	1	1	1	3	2	3		2	2	2	2	2	1
C115	1	1	1	1	1	2	3	3	2	2	2	2	2	2	1
			-		L	3	3	3	2	2	2	2	2	2	1

C115- VL4212 Term Paper Writing and Seminar

After the course, the student should be able to:

CO	Course Outcomes		
C115.1	develop their scientific and technical and its	POs	PSOs
C115.2		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	obtain information from a variety of sources (i.e., Journals, dictionaries, reference books) and then place it in logically developed ideas.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.3	Selection of area of interest and Topic		
C115.4	Stating an in writing Objective	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.5	Collecting Information about your area & topic	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C115.6	prace it in logically developed ideas	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	1	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO1 PSO2 PSO3

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal

							5	3	2	2	2	2	2	2	1
C113	1	1	1	1	1	3	3	3		2		2	2	2	_ 1
C115	4			1	1	3	3	3	2	2	2			4	1
C115.6	1	1	1	1	1	2		3	2	2	2	2	2	2	1
	1	1	1	_1	1	3	3					2	2	2	1
C115.5	1			1	1	3	3	3	2	2	2	2	-		1
C115.4	1	1	1	1	1	3		3	2	2	2	2	2	2	
	1	1	1	1	1	3	3		2		4	2	2	2	1 1
C115.3	1	-	L	1	1	3	3	3	2	2	2	2	+	2	
C115.2	1	1	1	1	1	1 3	3	3	2	2	2	2	2	2	1
C115.1	1	1	1	1	1	3	2	1 2							

SEM -III

C201- VL4351 VLSI Signal Processing

After the course, the student should be able to:

CO	Course Outcomes		T
C201.1	determine the parameters is a	POs	PSOs
	determine the parameters influencing the efficiency of DSP architectures.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C201.2	apply pipelining and parallel processing techniques to alter FIR structures for efficiency.	1,2,3,4,5,6,7,8,9,10,11,12	
C201.3	analyse and modify the design and the	1,2,0,1,0,7,0,9,10,11,12	1,2,3
	analyse and modify the design equations leading to efficient DSP architectures for transforms apply low power techniques for low power dissipation	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C201.4	speed up convolution process and develop fast and area efficient IIR structures	1,2,3,4,5,6,7,8,9,10,11,12	1.0.0
C201.5	develop fast and area efficient multiplier architectures	1,2,5,1,5,0,7,6,9,10,11,12	1,2,3
C201.6	reduce multiplications and build fast hardware for	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	synchronous digital systems	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C201.	1			· ·	3	0	7	8	9	0	1	2	1	2	3
1	1	I	1	1	2	3	3	3	3	3	3	2			3
C201.	1									3	3	3	1	1	1
2	1	1	1	1	2	3	3	3	3	3	3	2			
C201.	1									3	3	3	1	1	1
3	1	1	1	1	2	3	3	3	3	3	3	2			
C201.	1									3	3	3	1	1	1
4	1	1	1	1	2	3	3	3	3	3	3	2			
C201.	1	1					-				3	3	1	1	1
5	1	1	1	1	2	3	3	3	3	3	3	2	1		
C201.							-				3	3	1	1	1
	1	1	1	1	2	3	3	3	3	3	3	2			
C201	1	1	1	1	2	3	2				3	3	1	1	1
					4	3	3	3	3	3	3	3	1	1	1

(B:

Dr. G. Balokrishnan, M.E. Ph.D.,

Indra Gan Cantage of Engineering
IG Valley, Madura, Main Road

C202- VL4091 Network on Chip

After the course, the student should be able to:

CO	Course Outcomes		
C202.1		POs	PSOs
C202.2	Compare different architecture design Discuss different routing algorithms	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C202.3	Explain three dimensional Networks on Chip architectures	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
CZUZ.T	rest and design fault tolerant NOC	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C202.5	Design three dimensional architectures of NOC Study fault tolerance Network - on – Chip	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3
	- Chip	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO	PO	PO1	PO1	PO1	PSO	PSO	PSO
C202.	2				-	0	1	8	9	0	1	2	1	2	3
1	2	2	2	2	2	2	3	3	3	3	3	3	2	0	
C202.	2	0									3	3	2	2	2
2	2	2	2	2	2	2	3	3	3	3	3	3	2	2	
C202.	2	0	_									J	Z	2	2
3	2	2	2	2	2	2	3	3	3	3	3	3	2	0	
C202.	2	_									5	3	2	2	2
4	2	2	2	2	2	2	3	3	3	3	3	3	2	2	
C202.	2	_										3	2	2	2
5	2	2	2	2	2	2	3	3	3	3	3	3	2		
C202.	2						-	-			3	3	2	2	2
5	2	2	2	2	2	2	3	3	3	3	3	3	0		
C202	2	2	2	2	2	2	2	_				3	2	2	2
				-	4	2	3	3	3	3	3	3	2	2	2

C203- DS4151 Digital Image and Video Processing

After the course, the student should be able to:

CO	Course Outcomes		BCO
C203.1	Analyze the digital image	POs	PSOs
	images in transform Domain	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C203.2	Analyze the detection of point, line and edges in images		, ,-
C203.3	Explain the redundancy in images, various image compression	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	teelinidaes,	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C203.4	Analyze the video technology from analog color TV systems to digital		-,-,0
	video systems, how video signal is sampled and filtering operations in video processing.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C203.5	Obtain knowledge in general methodologies for 2D motion		
	methodologies for 2D motion	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

C203.6	estimation, various coding used in video processing.		
	Design image and video processing systems.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Course	PO1	PO2	PO3	PO4	DO5	DOC									
C203.1	2	2	2	104	103	PU6	PO7	PO8	PO9	PO10	PO11	PO12	DSO1	DCCA	200
C203.2	2	2	2	2	2	2	3	3	3	3	2	2	1001	PSU2	PSO3
C203.3	2		2	2	_ 2	2	3	3	3	2	3		2	2	2
		2	2	2	2	2	3	3	2	3	3	3	2	2	2
C203.4	2	2	2	2	2	2	2	3		3	3	3	2	2	2
C203.5	2	2	2	2	2	2	3	3	3	3	3	3	2	2	2
C203.6	2	2	2	2	-	2	3	3	3	3	3	3	2	2	
C203	2	2	4	2	2	2	3	3	3	3	2	2		_2	2
		2	2	2	2	2	3	3	3	3	3	3	2	_ 2	2
									5	3	3	3	2	2	2.

C204- OBA433 INTELLECTUAL PROPERTY RIGHTS

After the course, the student should be able to:

CO	Course Outcomes		
C204.1	Know the intellectual property and appropriate	POs	PSOs
C204.2	Awareness about the process of patenting	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C204.3	learn the statutes related to IPR	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C204.4 C204.5	Ability to apply models for making the state of the state	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C204.6	Know the intellectual property rights and its values in	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3 1,2,3
		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO	PO	PO	PO	PO1	PO1	PO1	PSO	DCC	I ma -
C204.	1			-	3	6	7	8	9	0	1	2	1	PSO 2	PSO
1	2	2	2	2	2	2	3	3	3	3	2			1	2
C204.	2	_								2	3	3	2	1	2
2		2	2	2	2	2	3	3	3	3	3	2		1	
C204.	2	2	•							3	3	3	2	1	2
3		2	2	2	2	2	3	3	3	3	3	2		1	
C204.	2	2	_									3	2	- 1	2
4			2	2	2	2	3	3	3	3	3	3	_	1	
C204.	2	2	2				-				3	3	2	- 1	2
5	4		2	2	2	2	3	3	3	3	3	3	0	1	
C204.	2	2	2						_		3	3	2	- 1	2
			2	2	2	2	3	3	3	3	3	3	2	1	
C202	2	2	2	2	2	2	3	2			3	3	2		2
						~	3	3	3	3	3	3	2	1	2

Dr. G. Balakrishnan, M.E., Ph.D.,

C205- VL4311 Project Work I

After the course, the student should be able to:

CO	Course Outcomes		
C205.1		POs	PSOs
C205.2		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	Exposed to self-learning various topics.	1,2,3,4,5,6,7,8,9,10,11,12	
	Learn to survey the literature such as books, National/ International refereed journals and contact resource persons for the selected topic of research.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C205.4	Learn to write technical reports.		
C205.5	Develop oral and written communication skills to present	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C205.6	Prepare the project reports and justify during presentation and	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
	demonstration.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Mapping of COs, PSOs with POs

Course	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO	PO	PO1	PO1	PO1	PSO	PSO	PS
C205.	1	1			1	0	-	8	9	0	1	2	1	2	0
1	1	1	I	1	1	3	1	3	3	3	2	2	1		
C205.	1	1										2	1	1	1
2	1	1	1	1	1	3	1	3	3	3	2	2	1	1	1
C205.	1	1										4	1	1	1
3	1	1	1	1	1 1	3	1	3	3	3	2	2	1		
C205.	1									-			1	1	1
1	1	1	1	1	1	3	1	3	3	3	2	2	1		
C205.	1	.											1	1	1
	1	1	1	1	1	3	1	3	3	3	2	2	1	1	
C205.	,												1	1	1
	1	1	1	1	1	3	1	3	3	3	2	2	,		
C205	1	1	1	1	1	3	4					2	1	1	1
				-	4	3	1	3	3	3	2	2	1	1	1

C205- VL4411 Project Work II

After the course, the student should be able to:

CO	Course Outcomes		T .
C205.1	Identify challenging and it	POs	PSOs
	Identify challenging practical problems, solutions to cope up with present scenario of electronics field	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C205.2		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
2205.3	To develop skills to analyze and discuss the test results, and		1,4,3
	make conclusions.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

C205.4	On completion of the project work students will be in a position	100456500000	
C205.5	To train the students in preparing project reports and to face reviews and viva-voce examination	1,2,3,4,5,6,7,8,9,10,11,12 1,2,3,4,5,6,7,8,9,10,11,12	
C205.6	At the end of the course the students will have a clear idea of his/her area of work and they are in a position to carry out the remaining phase II work in a systematic way.	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Course	PO1	PO2	PO3	PO4	PO5	PO6	PO7	POS	POO	DO10	DOM	2010		PSO2	
C205.1	1	1	1	1	1	100	107		109	POIO	POII	PO12	PSO1	PSO ₂	PSO3
	1	1	1	1	I	3	1	3	3	3	2	2	1	1	1
C205.2	1	1	1	1	1	3	1	3	3	2	2	2	-	1	1
C205.3	1	1	1	1	1	2	-			3		2	1	1	1
C205.4	1		-	1	1	3	1	_ 3	3	3	2	2	1	1	1
	1	1	1	1	1	3	1	3	3	3	2	2	1	1	1
C205.5	1	1	1	1	1	3	1						1	1	1
C205.6	1	1	1	1	1		1	3	3	_ 3	2	2	1	1	1
			1	1	_ I	3	_1_	3	3	3	2	2	1	1	1
C205	1	1	1	1	1	3	1	3	3	2	2	-	1	1	
							- 4	J	ט	3	2	2	1	1	1

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal