

Accredited by NAAC with 'B+' Grade, 2(f) & 12B Status Institution by UGC

IG Valley, Madurai Main Road, Manikandam, Tiruchirappalli - 620012

# **NAAC DOCUMENTS**

**QUALITY INDICATOR FRAME WORK** 

CRITERION - 1

# **CURRICULAR ASPECTS**

SUBMITTED BY

IQAC

INTERNAL QUALITY ASSURANCE CELL
INDRA GANESAN COLLEGE OF ENGINEERING





Criteria 1 Curricular Aspects 100

# **Curricular Planning and Implementation (20)**

The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

# **Table of Content**

S. No	Description
1.	Preface of the Course File
2.	Faculty Time Table
3.	Syllabus
4.	Course Plan
5.	Content Beyond Syllabus
6.	Assignment Question Paper
7.	Assignment Answer Sheet
8.	Internal Assessment Question Paper
9.	Sample Answer Sheet
10.	Co Based Mark Entry
11.	Root Cause Analysis
12.	Academic Audit Form

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELCTRONICS AND COMMUNICATION ENGINEERING

# PREFACE OF THE COURSE FILE

Batch

: 2021-2023

Academic Year

: 2022-2023 / ODD

Program

: M.E VLSI DESIGN

Year & Semester

: 2<sup>nd</sup> Year / 3rd Semester / 'A' Section

Course Code

: VL 4091

NBA Course Code: C202

Name of the Course

: Network on Chip

Faculty in-charge : Dr.M.Bhuvaneswari, Associate Professor / ECE

Signature of the Faculty in-charge

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# **Faculty Time Table**

Day Order	manage planning and the first state of the party of the p	of the agent of the state of th	1	Dr.M.Bhuvane:	swari			Mrs. Ages. Age
, o. w.		2	3	4	. 5			
I		VL4091				6	7	8
n	-		with .					
ш								
IV	VL4091						VL4091	
V		Arrange de la companya de la company						
1				VL4091			f	

S.Code	Title		· ·
VL4091	Network on Chip	Year / Branch	Hours
To design	The state of the s	II / M.E.VLSI DESIGN	
	TOT	AL -4 hours	4

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road

randem, Trichy-620 n

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELCTRONICS AND COMMUNICATION ENGINEERING

### **SYLLABUS**

# VL4091 NETWORK ON CHIP

LTPC

3003

# COURSE OBJECTIVES::

The students should be made to:

- Understand the concept of Network on Chip
- Learn router architecture designs
- Study fault tolerance Network on Chip

### **UNIT I** INTRODUCTION TO NOC

Introduction to NOC - OSI Layer Rules in NOC - Interconnection Networks in Network-On-Chip Network Topologies - Switching Techniques - Routing Strategies - Flow Control Protocol Qualityof-Service Support

# UNIT II ARCHITECTURE DESIGN

Switching Techniques and Packet Format - Asynchronous FIFO Design - GALS Style of Communication - Wormhole Router Architecture Design - VC Router Architecture Design -Adaptive Router Architecture Design

# UNITHI ROUTING ALGORITHM

Packet Routing -QOS, Congestion Control and Flow Control - Router Design - Network Link Design - Efficient and Deadlock-Free Tree-Based Multicast Routing Methods - Path-Based Multicast Routing For 2D and 3D Mesh Networks- Fault-Tolerant Routing Algorithms - Reliable and Adaptive Routing Algorithms

# UNIT IV TEST AND FAULT TOLERANCE OF NOC

Design-Security in Networks-On-Chips-Formal Verification of Communications in Networks-On Chips-Test and Fault Tolerance For Networks-On-Chip Infrastructures-Monitoring Services For Networks-On-Chips

# UNIT V THREE-DIMENSIONAL INTEGRATION OF NETWORK-ON-CHIP

Three-Dimensional Networks-On-Chips Architectures – A Novel Dimensionally Decomposed Router for On-Chip Communication in 3D Architectures - Resource Allocation For QOS On-Chip Communication - Networks-On-Chip Protocols-On-Chip Processor Traffic Modeling For Networks On-Chip

TOTAL:45 PERIODS

# REFERENCES

1. ChrysostoMOSnicopoulos, Vijaykrishnan Narayanan, Chita R.Das" Networks-On - Chip "Architectures Holistic Design Exploration", Springer.

2. Fayezgebali, Haythamelmiligi, Hqhahedwatheq E1-Kharashi "Networks-On-Chips Theory and Practice CRC Press

3. Konstantinos Tatas and Kostas Siozios, "Pesigning 2D and 3D Network-On-Chip

4. Palesi, Maurizio, Daneshtalab, Masoud "Routing Algorithms in Networks-On-Chip" 2014

Dr. G. Balakrishnan, M.E., Ph.D. Principal

Indra Ganesan College of Engineering

IG Valley, Ivage in the stand andam, morganization

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Lecture Schedule

Degree/Program: B.E / ECE

Duration: Dec 2022 - March 2023

Course code &Name: VL4091 - Network on Chip

Semester: III Section: A Faculty: Dr.M.Bhuvaneswari

## AIM:

To study the concept of Network on Chip and Architecture design

# **OBJECTIVES:**

The students should be made to:

- (i) Explain the concept of Network on Chip
- (ii) Learn router architecture designs
- (iii) Study fault tolerance Network on Chip

PREREQUISITES: System on Chip , VLSI Design, Computer Networks

# **COURSE OUTCOMES:**

After the course, the student should be able to:

CO	Course Outcomes	-	
C202.1		POs	PSOs
C202.2		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C202.2	Discuss different routing algorithms	1,2,3,4,5,6,7,8,9,10,11,12	1
C202.3	Explain three dimensional Networks on Chip architectures		1,2,3
C202.4		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C202.4	Test and design fault tolerant NOC	1,2,3,4,5,6,7,8,9,10,11,12	1.0.0
C202.5	Design three dimensional architectures of NOC	1,2,5,7,5,0,7,0,9,10,11,12	1,2,3
0000 6		1,2,3,4,5,6,7,8,9,10,11,12	1,2,3
C202.6	Study fault tolerance Network - on - Chip	1224567001011	
	•	1,2,3,4,5,6,7,8,9,10,11,12	1,2,3

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

To the Consean College of Engineering Cadurity Mem Poad

2	12.12.20 14.12.20 15.12.20 16.12.20 19.12.20 21.12.20 6.12.20 8.12.20 8.12.20	12.2022 12.2022 12.2022 12.2022 2.2022 2.2022	Topics to be Covered  CTION TO NOC  Introduction to NOC  OSI Layer Rules in NOC  Interconnection Networks in Network-On-Chip  Interconnection Networks in Network-On-Chip  Network Topologic	Book Page. Target period
2	12.12.20 14.12.20 15.12.20 16.12.20 19.12.20 21.12.20 3.12.20 6.12.20 8.12.20 - ARCH	12.2022 12.2022 12.2022 12.2022 2.2022 2.2022	2 Introduction to NOC  7 OSI Layer Rules in NOC  1 Interconnection Networks in Network-On-Chip  4 Interconnection Networks in Network On-Chip	Target period
3   15   4   16   5   19   6   21   7   23   8   26   9   28	15.12.20 16.12.20 19.12.20 21.12.20 3.12.20 6.12.20 8.12.202 - ARCH	12.2022 12.2022 2.2022 2.2022	OSI Layer Rules in NOC Interconnection Networks in Network-On-Chip Interconnection Networks in Network On-Chip	
4 16 5 19 6 21 7 23. 8 26. 9 28.  UNIT II - 10 30.) 11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01. 20 20.01. 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 13.02.20 29 15.02.20 20 15.02.20 20 15.02.20 20 15.02.20 21 15.02.20	16.12.20 19.12.20 21.12.20 3.12.20 6.12.20 8.12.202 - ARCH	12.2022 2.2022 2.2022	Interconnection Networks in Network-On-Chip  Interconnection Networks in Network On-Chip	1 M
5   19   6   21   7   23   8   26   9   28     UNIT II   10   30   11   02   0   13   05   0   14   06   0   15   09   01   16   11   01   17   12   01   18   18   01   17   12   01   18   18   01   17   12   02   20   20   01   12   22   25   01   22   25   01   22   25   06   02   22   24   03   02   22   25   06   02   22   26   08   02   20   15   02   20   15   02   20   15   02   20   16   02   20   16   02   20   16   02   20   16   02   20   16   02   20   16   02   20   16   02   20   16   00   20	19.12.20 21.12.20 3.12.20 6.12.20 8.12.202 - ARCH	2.2022 2.2022	The state of the s	RI
6 21 7 23. 8 26. 9 28. UNIT II - 10 30.1 11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01.  UNIT III -RO 19 19.01. 20 20.01.2 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 13.02.20 29 15.02.20 20 15.02.20 20 15.02.20 20 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20 21 15.02.20	21.12.202 3.12.202 6.12.202 8.12.202 - ARCH	2.2022	The state of the s	KI
7 23. 8 26. 9 28.  UNIT II - 10 30.1 11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01.  UNIT III -RO 19 19.01. 20 20.01. 21 23.01. 22 25.01. 22 25.01. 23 02.02. 24 03.02. 25 06.02. 26 08.02. 26 08.02. 26 09.02. 27 09.02. 20 15.02. 20 15.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 16.02. 20 17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	3.12.202 6.12.202 8.12.202 - ARCH		4 INCOMORE TORRISON	RI
8 26. 9 28.  UNIT II - 10 30.1 11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01.  UNIT III -RC 19 19.01. 20 20.01. 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 15.02.20 20 15.02.20 21 15.02.20	6.12.202 8.12.202 - ARCH	2.0000	Network Topologies Switching Techniques	RI
9 28.  UNIT II - 10 30.1 11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01.  UNIT III -RO 19 19.01. 20 20.01.3 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 15.02.20 20 15.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 15.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20 20 16.02.20	8.12.202 - ARCH		4 Routing Strategies	R1
UNIT II - 10	- ARCI	2.2022	2 Flow Control Protocol	RI
UNIT II - 10	- ARCI	2,2022	7 Quality of-Service Support	RI
11 02.0 12 04.0 13 05.0 14 06.0 15 09.0 16 11.0 17 12.0 18 18.0 1.  INIT III -RO 19 19.0 1. 20 20.0 1. 21 23.0 1. 22 25.0 1. 23 02.0 2. 24 03.0 2. 25 06.0 2. 26 08.0 2. 26 08.0 2. 27 09.0 2. 20 15.0 2. 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 16.0 20 20 15.0 20 20 16.0 20 20 15.0 20 20 16.0 20 20 15.0 20 20 16.0 20 20 15.0 20 20 16.0 20 20 16.0 20 20 16.0 20 20 16.0 20 20 17 09.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 15.0 20 20 20 20 15.0 2	- ARCE 0.12.202		7 Quanty of Service Support	
11 02.0 12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01  JNIT III -RO 19 19.01 20 20.01 21 23.01 22 25.01 23 02.02 24 03.02 25 06.02 26 08.02 26 08.02 27 09.02 20 15.02 20 15.02 20 16.02 20 16.02 20 16.02 20 16.02 20 16.02	1.12.207	KCHITECTI		R1
12 04.0 13 05.0 14 06.0 15 09.01 16 11.01 17 12.01 18 18.01     Institution of the content of th		2022	Introduction 1	arget periods :
13 05.0  14 06.0  15 09.01  16 11.01  17 12.01  18 18.01  20 20.01  21 23.01  22 25.01  22 25.01  23 02.02  24 03.02  25 06.02  26 08.02  27 09.02  20 15.02  20 15.02  20 15.02  20 16.02  20 16.02  20 16.02  20 16.02	.01.2023	.2023 2		RI
13 05.0  14 06.0  15 09.01  16 11.01  17 12.01  18 18.01  20 20.01  21 23.01  22 25.01  22 25.01  23 02.02  24 03.02  25 06.02  26 08.02  27 09.02  20 15.02  20 15.02  20 15.02  20 16.02  20 16.02  20 16.02  20 16.02	01 2000		The structure of the st	D:
14	01.2023	2000	Asynchronous FIFO Design	R1
15 09.01 16 11.01 17 12.01 18 18.01.  JNIT III -R(1) 20 20.01.2 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 16.02.20 21 15.02.20 21 16.02.20 22 16.02.20			Asynchronous FIFO Design	R1
16 11.01 17 12.01 18 18.01.  JNIT III -RO 19 19.01. 20 20.01. 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 16.02.20 20 16.02.20 21 10.02.20	01.2023	2023 4	GALS Style of Communication	R1
16 11.01 17 12.01 18 18.01.  JNIT III -RO 19 19.01. 20 20.01. 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 16.02.20 20 16.02.20 21 10.02.20	01 2022	2022		R1
17   12.01 18   18.01. 20   19.01. 20   20.01. 21   23.01. 22   25.01. 23   02.02. 24   03.02. 25   06.02. 26   08.02. 27   09.02. 20   13.02. 20   15.02. 20   16.02. 20   1			Wormhole Router Architecture Design	
18			WOLIMIOIE KOUter Architecture Desi	R1
JNIT III -R(19   19.01   20   20.01   21   23.01   22   25.01   23   02.02   23   02.02   24   03.02   25   06.02   25   06.02   26   08.02   26   13.02   20   15.02   20   15.02   20   16.02   20   16.02   20   20   16.02   20   20   20   20   20   20   2			VC Router Architecture Design	RI
19.01. 20 20.01. 21 23.01. 22 25.01. 23 02.02. 24 03.02. 25 06.02. 26 08.02. 26 09.02. 20 13.02.20 21 15.02.20 22 16.02.20			Adaptive Router Architecture Design	RI
19.01. 20 20.01. 21 23.01. 22 25.01. 23 02.02. 24 03.02. 25 06.02. 26 08.02. 26 09.02. 20 13.02.20 21 15.02.20 22 16.02.20	ROUTIN	UTING ALC	ODITION	R1
20 20.01.2 21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 15.02.20 20 16.02.20 20 16.02.20	1.2023	023 1		
21 23.01.2 22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 6 08.02.2 7 09.02.20 11.02.20 13.02.20 16.02.20 16.02.20				t Periods :9
22 25.01.2 23 02.02.2 24 03.02.2 25 06.02.2 26 08.02.2 27 09.02.20 28 10.02.20 29 15.02.20 20 16.02.20 20 16.02.20			Congestion Control and Flow Control	R4
23 02.02.2 24 03.02.2 25 06.02.2 6 08.02.2 7 09.02.20 IT IV - TES' 8 10.02.20 13.02.20 15.02.20 16.02.202	.2023	23 7		R4
24 03.02.2 95 06.02.2 6 08.02.2 7 09.02.20 IT IV - TES 8 10.02.20 13.02.20 15.02.20 16.02.202	.2023	23 1	Router Design	774
6 08.02.20 7 09.02.20 1T IV - TES 8 10.02.20 13.02.20 15.02.20 16.02.202			Network Link Design	R4
6 08.02.20 7 09.02.20 IT IV - TES 8 10.02.20 13.02.20 15.02.20 16.02.202			Efficient and Deadlock	R4
7 09.02.20 IT IV - TES 8 10.02.20 13.02.20 15.02.20 16.02.20		1	Free Tree-Based Multicast Routing Methods	R4
IT IV - TES' B 10.02.202 13.02.202 15.02.202 16.02.202	2023	23 7	Path-Based Multicast Routing For 2D and 3D Mesh Networks	R4
IT IV - TES' B 10.02.202 13.02.202 15.02.202 16.02.202			Fault Tolorant P.	R4
13.02.202 15.02.202 16.02.202	2023	3   1	Fault-Tolerant Routing Algorithms - Reliable and Adaptive	
13.02.202 15.02.202 16.02.202			8 - 1-50114HH13	R4
13.02.202 15.02.202 16.02.202	ST AND	AND FAUL	T TOLERANCE OF NOC	17.4
15.02.202	1022	4	Introduction Target	Periods :9
16.02.202		3 2	- mer owner HOII	. caus . J
1000		7	Design-Security in Note	R2
I am a company	000		Design-Security in Networks-On-Chips	R2
17.02.202		4	Design-Security in Networks-On-Chips	114
20.02.202	023	2	Formal Verification of Communications in Networks-On Chips	2/Primming 200640 5 1-1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
22.02.202	023	7	Test and Fault Talana T	R2
23.02.2023	023 023 023		Test and Fault Tolerance For Networks-On-Chip Infrastructures  Monitoring Services For Networks-On-Chip Infrastructures	R2
24.02.2023	023 023 023	4	Monitoring Services For Networks-On-Chips	N.Z

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

3	7 27.02.2023	2	SIONAL INTEGRATION OF NETWORK-ON-CHIP Three-Dimensional Networks-On-Chips Architectures	Target Periods:9
38	01.03.2023	7	Three-Dimensional Networks-On-Chips Architectures	R3
39	02.03,2023		A Novel Dimensionally-Decomposed D	R3
		1	Atomicciures	R3
40	03.03.2023	4	A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures	
41	06.03.2023	2	Resource Allocation For QOS On-Chip Communication	R3
42	08.03.2023	7	Networks-On-Chip Protocols	R2 & R3
43	09.03.2023	1	Networks-On-Chip Protocols	R3
14	10.03.2023	4	On-Chip Processor Traffic Modeling For Networks On-Chip	R3
5	13.03.2023	2	On-Chip Processor Traffic Modeling For Networks On-Chip	R3
6	15.03.2023	7	Content Reyard the Sallar	R3
	k Reference -		wheless Network on Chip	Material

# Book Reference - References

Sl.No	Title of the Book	Author	Publisher	Nr.
1.	Networks-On - Chip " Architectures Holistic Design Exploration"	ChrysostoMOSnicop oulos, Vijaykrishnan Narayanan, Chita R.Das		Year
2.	Networks-On-Chips Theory and Practice	Fayezgebali, Haythamelmilioi	CRC Press	
3.	Designing 2D and 3D Network-On-Chip Architectures	Konstantinos Tatas and Kostas Siozios		2013
4	Palesi, Maurizio, Daneshtalab, Masoud	Routing Algorithms in Networks-On-Chip		2014

# Website Reference:

https://www.semanticscholar.org/reader/b09310d912 dfd719f0f30fd1f72c58b1bfb053bb

Signature of the Faculty in-charge

HoD/ECE

Dr. G. Balakrishnan, M.E., Ph.D., **Principal** Indra Ganesan College of Earlingering IG Valley, Madura: Warn Road Manikandam, Trichy-620 332

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Identification of Curricular Gap & Content Beyond Syllabus (CBS)

Name of the Faculty : Dr.M.Bhuvaneswari

Course Code & Name: VL4091 & Network on Chip

Degree & Program:B.E. /ECE

Semester & Section: III/A Academic Year: 2021 -2022/ODD

I.Mapping of Course Outcomes with POs & PSOs.( before CBS)

C202.1 C202.2	3	2	2	2	1	PU6	PO7	PO8	PO9	PO10	before (	CBS.		
C202.3	3	2	1	1			-	-	1	1	PO11	PO12	PSO1	PSC
C202.4	3	2	1	1				-	- 1	1	1	1	2	2
C202.5	3	2	1	1	-	_		-	-	-	-	1	2	2
C202.6	3	2	1	1	-	_		-	- 7			-	2	2
C202	3	2	1	1	-	- +	-+		-	_	-		2	2
			4	1	- yllabu		-	-	-		-	-	2	2

ent beyond syllabus	
vacant filled	CO/Unit
	C202.5 & C202.6/ IV & V
	PO5(2) Vacant

III. Mapping of Course Outcomes with POs & PSOs. (After CBS)

Cour	li`	O P(	O P	O	PO	Map	PO PO	f COs	, C, P	s. (Afi	ter CB; vith PO	S) s- after	r C'Re		
C210. 1 C210.	3	2		100	1	5	6	7	8	9	PO1 0	PO1	PO1 2	PSO 1	PSO
C210. C210.	3	2	1	$\top$	1	_			-	-	-	•	-	2	2
210.	3	2	1		1	_		-		-	-	-	-	2	2
210.	3	2	1	1	7	-	_	+	-	-	-	-	-	2	2
10.	3	2	1	1	H	2		-	-	-	-	-	-	2	2
10.	3	2	1	1	*	2	+	-	-		-	-	-	2	2
P	3 [	2 Jan	I	1	*2		R		1	-		-	-	2	2
atur	e of th	e Fac	ulty	. %			( b	/				- I	D	2	2
					Dr.	G. Ba	lakri	shna	n, M.E	Ph.I	)	*	HoD	ECE	Ma

Principal

Indra Ganesan College of Engineering

IG Valley Acres Total Musikanaan, ...... 013 202.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# Identification of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty :Dr.M.Bhuvaneswari

Course Code & Name: VL4091 & Network on Chip

Degree & Program:B.E. /ECE

Semester & Section: III / A Academic Year: 2022 -2023 /ODD MATERIAL.

# WIRELESS NETWORK ON CHIP

INTRODUCTION

Networks-on-Chip (NoCs) have emerged as communication backbones to enable a high degree of integration in multi-core Systems-on-Chip (SoCs). Despite their advantages, an important performance limitation in traditional NoCs arises from planar metal interconnect-based multi-hop communications, wherein the data transfer between two far apart blocks causes high latency and power consumption. There have been some efforts to address this problem by introducing ultra-low latency and low power express channels between highly separated nodes. Although these communication channels are significantly more efficient in terms of power and delay compared to their conventional counterparts, they are still metal wires. According to the International Technology Roadmap for Semiconductors (ITRS), improving characteristics of metal wires will no longer satisfy performance requirements and new interconnect paradigms are needed. Different approaches such as 3D, photonic NoCs and NoC architectures with multi-band RF interconnects have already been explored. All these approaches reduce the latency and power dissipation to some degree, but they do not generally solve the difficult problem of laying out interconnects across the chip.

## WINOC ARCHITECTURE


The goal of on-chip communication system design is to transmit data with low latencies and high throughput using the least possible power and resources. Currently, the major challenges in traditional wire-based NoCs are the high latency and power consumption of their multi-hop links. A two-tier hybrid (wireless/wired) architecture to interconnect hundreds to thousands of cores in chip multiprocessors (CMPs) using wireless networking is proposed]. In the design of a wireless NoC based on CMOS ultra wideband (UWB) technology is demonstrated. An interrouter wireless scalable express channel for NoC architectures that reduces power consumption and area overhead and improves performance is proposed. All these works predominantly use a regular wired mesh-based NoC overlaid with wireless links.

Dr. G. Balakrishnan, M.E., Ph.D.,


Principal

# WIRELESS INTERFACE

Two principal components of the wireless interface (WI) are the antenna and the transceiver. According to the ITRS, the cut-off frequency and unity maximum available power gain frequency targets are 600 GHz and 1 THz respectively in 16 nm CMOS technology. With such scaling the required antenna and circuit areas will scale down. This allows easy on-chip integration. The on-chip antenna for the WiNoCs has to provide the best power gain for the smallest area overhead. A metal zig-zag antenna has been demonstrated to possess these characteristics and suits this application. This antenna also has negligible effect of rotation (relative angle between transmitting and receiving



Wireless interconnects operating in mm-wave range can provide efficient long range links inside a multi-core chip. But there is no simulator available that can directly simulate a NoC with wireless links. To prepare a wireless NoC simulator environment that provides a full system performance, a group of simulators viz. can be used . Gem5 is a cycle accurate full system simulator; Ruby is mainly used for network testing with synthetic traffic.



Dr. G. Balakrishnan, M.E., Ph.D.,

Principal
Indra Ganesan College of Engineering

Jan William

Various design possibilities and challenges for wireless NoC (WiNoC) architectures as communication backbones for multi-core chips. We have highlighted several issues, including overall architecture, physical layer design, MAC protocols, routing, reliability and simulation setups. The WiNoC paradigm is still in its initial stages. It needs extensive investigations to make it a viable alternative to existing interconnect infrastructures.

MBRUTANE Signature of the Faculty

HOD/ECE

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal

Indra Ganesan College of Engineering
IG Velice Medural Main Road

3000 meny-6207 as

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# **DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

# **Assignment Question Paper**

Issue:	08.02.2023	Marks	10
on Chip			
- Olip		20 O	0.0000
		Date of Submiss	Date of Submission: 22.0

Q.No	Questions	CO
1	Explain Wormhole Router Architecture Design	C202.1
2	Explain Adaptive Router Architecture Design	C202.2
3	Discuss Design-Security in Networks-On-Chips	C202.4

[M. BHUVANESMAR]

Name and Signature of the Faculty Incharge

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road

Manikandam, Trichy-620 017.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# **Assignment Answer Sheet**

Name of the Student: T. ABARNA

AU Register Number: 811221419001

	Assignmen	t - 01	Doto of Y			
Course code	VL 4091	C	Date of Issue:	08.02.2023	Marks	10
Year	7.23 7071	Course Title	Network on Chip			
	111	Semester/Section	III/A	1	00.00	
				Date of Submission:	22.02.2023	

Q.No	Questions	CO.
1	Explain Wormhole Router Architecture Design	CO
made.	Architecture Design	C202.1
2	Explain Adaptive Router Architecture Design	
		C202.2
9	Discuss Design-Security in Networks-On-Chips	C202 4
	· ·	C202.4

# **Mark Allocation**

Rubrics	Marks Allocated	Marks obtained
Content Quality	6	<u> </u>
Presentation Quality	2	
Timely submission	2	
Total marks	40	2
	10	8

Name and Signature of the Faculty Incharge

Dr. G. Balakaishnan, M.E., Ph.D.,

HoD/ECE

Principal

Register Number:	
Barren Transport	



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

Internal Assessment Exam - I		Internal Assessment Exam - I		20.01.2023	Marks	60				
Course codeVL4091Course TitleRegulation2021DurationYearIISemester		Course Title	Network on Chi		17141163	00				
		Duration	90 minutes	Academic Y	Vear 2	022-23				
		Semester	ш	Departmen	t N	M.E VLSI				
COURSE	OUTCOMES	The state of the s			11	DESIGN				
C202.1	Compare different a	Compare different architecture design								
C202.2	Discuss different ro	uting algorithms								
C202.3	Explain three dimer	nsional Networks on C	hin architecture							
C202.4	Test and design faul	It tolerant NOC	mp aremitectures							
C202.5	Design three dimens	sional architectures of	NOC							
C202.6	Study fault tolerance	e Network - on – Chip	NUC							

Q.No.	Question	00	-
	PART A	СО	BTS
1	(Answer all the Questions 10 x 2 = 20 Marks)		
	What is Network on Chip?	CO 1	K1
2	Compare Circuit switching and Packet Switching		
3	Define Mesh Network	CO 1	K2
4	Define Quality of service	CO 1	K1
5	Define Flow control	CO 1	K2
6	What do you mean by Asynchronous FIFO design?	CO I	K1
7	What do you mean by GALS Style of Communication	CO 2	K2
8	What is meant by Virtual channel router?	CO 2	K2
9	What do you mean by Wormhole routing?	CO 2	K2
	PART B	CO 2	K2
	(Answer all the Questions 2 v 14 = 28 Monte)		
10a	Explain OSI Layer Rules in NOC	CO 1	K1
	OR	COT	KI
0Ь	Discuss Regular and Irregular topologies in On chip Network	CO 1	K2
la	Explain Asynchronous FIFO Design in NOC	CO 2	
	OR	CO 2	K3
1b	Explain Wormhole router architecture design briefly in NOC	CO 2	I/O
	PART C	102	K2
2a	(Answer all the Questions 1 x 14 = 14 Marks)		
2a 	Discuss Virtual Channel architecture design in NOC	CO 2	K3
11.	OR		
2b	Write Short notes on Flow control and Quality of support in NOC	CO 1	K2

Course Faculty

(Name /Sign / Date)

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

HoD

(Name /Sign / Date)

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 622 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

# Internal Assessment Test Answer Book

Name	T, ABA	RNA			
Batch No.	2021-23		0.0/	Year/ Semester/Secti	ion II IIJem /
Course code				Department	MEVIST
Course code VL4091 Course Title Internal Assessment Test IAT 1			Network IAT2	lata Inchi	Design Model
Name and Sig	nature of the Invigi	lator with date	Bles	20/1/23 (B. SA	

Pa	ırt A			Part B / Pa			n against question.	
Q. No.	Marks	Q. NO.	1	a	1	b	Total Marks	
		6.5101	Marks			Marks	- Ivalia	
1	2	10		12			1.2	
2	2	139		12			1 20	
3		130		/٧		12	164	
4	2	14			$\vdash$	100	704	
5	2	15	1					
6		16			+			
7	7					Total	20	
8	2					Total		
9	2		0/	)				
10	1		50/1	0/	14	Blu	varbul	
Total	14	Grand	L To	tal	N 641	Name and S	ignature r with date	

Marks allotted 36 20 4 5 6 To	Course Outer		To be fi	lled by the	examiner			
Marks Obtained 30 20  IQAC Audit - Remarks		1	2	3	1	5	1	1
IQAC Audit - Remarks	Marks allotted	1.36	200			3	6	Total
IQAC Audit - Remarks	Marks Obtained	30	20					
III to Dalantisime			0	)	, Ph.D.,		Name and	Signature



# IG VALLEY, MANIDANDAM, TIRUCHIRAPPALLI – 620012 RTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ACADEMIC YEAR 2020 – 2021(EVEN SEMESTER)

# STUDENTS MARK STATEMENT- CO BASED

INTERNAL ASSESSMENT TEST-I

SUBJECT CODE &TITLE: VL 4091 NETWORK ON CHIP

YEAR/SEM: II/ III

MONTH & YEAR: JAN 2021

S.NO	REG NO	STUDENT NAME	CO1	CO2	TOTAL (60)	TOTAL (100)
1.	811221419001	T.ABARNA	30	20	50	83
2.	811221419003	M PREETHA	13	12		65
	1-1-21117005	WHI KELIIIA	13	12	25	42

# MARKS RANGE:

<20	20-30	21.40	44 50	T				
-20	20-30	31-40	41-50	51-60	61-70	71-80	81-90	91-100
0	0	Λ	1	0				
•	U	U	1	U	0	0	1	0

Total No. of Candidates Present	2	
Total No.of Candidates Absent	0	
Total No.of Students Pass	1	
Total No. of Students Fail	1	
Percentage of Pass	50 %	

STAFF INCHARGE

HoD/ECE

PRINCIPAL

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

(Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25) IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

# ROOT CAUSE ANALYSIS

Dr. M. BHUVANESWAR! : M. E. VLST DESIGN Name of the Faculty Degree & Program **IA** Test

T/II/III/Model % 007 :

Target

Course Code & Name: VL 4091 & Nefwerk On Semester & Section: III Sem & A Chip University Exam/Month & Year: Nov (Dec 2022

SIGNATURE WITH DATE STUDENT CAUSES FOR FAILURE Lack of Preethanna, NAME OF THE STUDENT 81122141900 BATCH NO

--

S.NO

MSSignman Advised how Progness Given, cover the unit monitored ACTION TAKEN PREVENTIVE ACTION TAKEN CORRECTIVE Preparation

Signature of the HoD/ ECE MARWANCE

portion coveros

Polvídeo

REMARKS

FOLLOWUP

STATUS

OF THE HOD

M. Huranews

Signature of the Faculty Member

Dr. G. Balakrishnan, M.E., Ph.D., Principal



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

IQAC Academic Audit Form											
ACADEMIC YEAR: 2022-23 SEMESTER 03											1
Name of Department: M.E. VLSY ear / Sem / Sec: II / No. of Students Registered: O&											02
Details of Examination: IA Test -1 / IA Test -2 / IA Test -3 / Model Test											
S.No.	Course Code		List of Reg.No Verified	Course Log Book Verified (Y / N)	Course File Verified (Y / N)	No of students Attended	No of Absentees	No of Failures	Pass %	Remarks	
Œ	VL4351	8112	21419001	γ	Y	2	_	-4.	100/,		
2	VL4091	8112	21419001	Y	Y	2	_	1	50./		
3	DS415/	8112	21419003	У	У	2		l `	50		
4	OBA433	8112	-21419003	Y	$\rightarrow$	1	1	_	50/	•	
60											
Verified by											
External Member Name and Signature: Arun Pandiyan . & Door											
Internal Member Name and Signature: M. Mandhini & Transle											
Overall Remarks: Conduct Retest for failures.											
HoD/ECE IQAC Co-ordinator Principal											