

IG Valley, Madurai Main Road, Manikandam, Tiruchirappalli - 620012

NAAC DOCUMENTS

QUALITY INDICATOR FRAME WORK

CRITERION – 1

CURRICULAR ASPECTS

SUBMITTED BY

IQAC INTERNAL QUALITY ASSURANCE CELL INDRA GANESAN COLLEGE OF ENGINEERING







Criteria 1

Curricular Aspects

100

- **1.1 Curricular Planning and Implementation (20)**
- 1.1.1 The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

Table of Content

| S. No | Description |
|-------|----------------------------|
| 1. | Preface of the Course File |
| 2. | Faculty Time Table |
| 3. | Course Plan |
| 4. | Content Beyond Syllabus |
| 5. | Academic Audit Form |
| 6. | Question Paper |
| 7. | Answer Key |
| 8. | Sample Answer Sheet |
| 9. | Co Based Mark Entry |
| 10. | Root Cause Analysis |
| 11. | Retest Question Paper |
| 12. | Retest Co Based Mark Entry |

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu - 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

PREFACE OF THE COURSE FILE

| Batch | : 2021-2023 |
|--------------------|---|
| Academic Year | : 2021-2022 / EVEN |
| Program | : ELECTRONICS AND COMMUNICATION ENGINEERING |
| Year & Semester | : 1 st Year / 2 nd Semester |
| Course Code | : VL 4291 |
| Name of the Course | : Low power VLSI design |
| Faculty in-charge | : P. Santhana Selvi AP/ECE |

Signature of the Faculty in-charge

vanequali Mi HoD / EC







Department of Electronics and Communication Engineering Academic Year 2021-22

· · ·

I-vr/-II Sem M.E (VLSI DESIGN)

W.e.f. 26.07.21 CC: Mrs.M.Bhuvaneswari

| 「「うち」 | A THE A | Harris and a state | Contraction of the | N. M. M. M. | 100 m 100 m | 4 | | lą); | 0 | 11 | 7 | States - States and |
|--------|-----------------------|---|---------------------|-------------|---|----------------------------------|---------|-----------------|--|---------------------------|--|--|
| TOOL | 9.15. | 10.00 | | 11.46 | 0001-35-11 | 11.30. | - | 2.04.2.45 | 316-31.5 | | 3.70-4.15 | 4.15-6.00 |
| NOW | e, | TESTIN | # # | MG | ENEC | 4.1 | n n | LIB | SEMUNAR | R 9 | REIC | LP L |
| TUE | soc | ENEC | <u>ب</u> | LIB | 15LA | RFIC | 1 F | ISTV | soc | f sui | Na | SENDNAR |
| WED | RFIC | E.P | e 14 | ENDE | REIC | WALLAL | HC | 255 | UNITAB | 4 5 | UNNILAB | NU |
| UHI | INNO | 200 | | ALL ALL | 4 | 205 | and the | NUM | ENIIC | 1 | 8 | E B |
| RLL | ENIC | ICAN | | RFIC | LINE L | 1 and | | ULST LESTING | Ч | | IKAN | COUNSELLING |
| T CODE | and the | 0 | COURSE WANG | NAME | | ERF ID | 3 | CREDIT | Survey and | 5 | STAFF IN CHARGE | |
| 64092 | System on Chip | an Chip | | | The R Contemporary of the Party | | | 4 | Mrs.M.Bhu | IV BILESY | Mrs.M.Bhuvaneswari AOP ECE | fa |
| VL4291 | Low Pos | Low Power VLSI Design | ngisa | | 1040 - 101 | 6 | | | Mirs P.Santi | 1273 5.5 | Mirs P. Santhana selvi AP ECE | and a second |
| L4251 | VL4251 Design for Ver | for Vertifica | trication using UVM | MVU Bu | aler de la destación | | - | 1 - | Mrs.D.Kokila AP ECE | Ita AP | ECE | |
| L4252 | VL4252 VLSI Testing | sting | | | | | | - 14 1 15 | Dr.S.Vasnar | tha swa | uninathan & N | Dr.S. Vasnatha swaminathan & Mrs. Nandhini AP ECE |
| 14292 | VL4292 RFIC Design | ngisi | | | | | _ | 149 (17) | Mrs.B.Sarawathi AP ECE | SWITH | AP ECE | |
| 14071 | Electron | EL4071 Electromagnetic Interference and Compatibility | terferen | ce and Co | mpatibility | water and a sume in static party | | | Mrs P Jency Leens AP ECE | v Leen | a AP ECE | AND AND AN A DESCRIPTION OF AN AND AND AND AND AND AND AND AND AND |
| 260FX | Distaste | AX4092 Distaster Management | tent | | | - Papanen | - | 5 | Mrs.N.Ramya HoD ECE | oH er | DECE | |
| 14212 | Term Ps | VL4212 Term Paper and Seminar | roinar | ALL DALLO | | | 1 | 2/2 | Mrs.M.Bhu | | Mrs.M.Bhuvaneswari/AOP/ECE | ECE |
| 14211 | Verifice | VL4211 Verification using UVM Laboratory | UVM Lat | ooratory | | | | 2/4 | Mrs.D.Nokil | UIA AJ | Mrs.D.Rokila AP/ECE & S.Vagnatha | angua |
| | Library | Library /Seminar /Counselling | Counsel | ling | | | | 5 | Mrs.G.Kenthana AP ECE | rthana | AP ECE | |
| C | Y | | | | and the second relation when the second | 40 | - | | and a second sec | Her bootest all companies | A CONTRACTOR OF A CONT | |

Timetable Poortinator

services beauti

D.al

6 5 Chowenter

Indra Ganesan College of Engineering Dr. G. Balakrishnan, M.E., Ph.D., IG Valley, Madurai Main Road Manikandarn, Trichy-620 012. Principal

Ì

VL4291

LOW POWER VLSI DESIGN

COURSE OBJECTIVES:

- identify sources of power in an IC. .
- and on technology independent based techniques identify the power reduction technology dependent methods
 - identify suitable techniques to reduce the power dissipation
- estimate power dissipation of various MOS togic circuits
- develop algorithms for low power dissipation

POWER DISSIPATION IN CMOS I LIND

Hierarchy of Limits of Power - Sources of Power Consumption - Physics of Power Dissipation in CMOS FET Devices - Basic Principle of Low Power Design.

POWER OPTIMIZATION = LNO

-Architecture Level Low Power Design - VLSI Subsystem Design of Adders, Multipliers, PLL, Low Logic Level Power Optimization - Circuit Level Low Power Design - Gate Level Low Power Design Power Design

DESIGN OF LOW POWER CMOS CIRCUITS III LINO

Ô Computer Arithmetic Techniques for Low Power System - Reducing Power Consumption in Combinational Logic, Sequential Logic, Memories - Low Power Clock - Advanced Techniques -Special Techniques, Adiabatic Techniques - Physical Design, Floor Planning, Placement and Routing.

POWER ESTIMATION **SI LIND**

Power Estimation Techniques, Circuit Level, Gate Level, Architecture Level, Behavioral Level, -Logic Power Estimation - Simulation Power Analysis - Probabilistic Power Analysis

Dr. G. Balakrishnan, M.E., Ph.D.,

Indra Ganesan College of Engineering JG Valley, Madurai Main Road Ivianikandam, Trichy-620 012. Principal

0

Ó

0

UNITY SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER CMOS

Synthesis for Low Power - Behavioral Level Transform -Algorithms for Low Power - Software CIRCUITS

Design for Low Power.

TOTAL:45 PERIODS

COURSE OUTCOMES:

At the end of this course, the students should will be able to:

CO1: able to find the power dissipation of MOS circuits

CO2: design and analyze various MOS logic circuits

CO3 :apply low power techniques for low power dissipation

CO4: able to estimate the power dissipation of ICs CO5: able to develop algorithms to reduce power dissipation by software.

REFERENCES

Kaushik Roy and S.C.Prasad, "Low Power CMOS VLSI Circuit Design", Wiley, 2000

- J.B.Kuto and J.H Lou, "Low Voltage CMOS VLSI Circuits", Wiley 1999.
- ω Ņ James B.Kulo, Shih-Chia Lin, "Low Voltage SOI CMOS VLSI Devices and Circuits",
- 4 J.Rabaey, "Low Power Design Essentials (Integrated Circuits and Systems)", Springer, N John Wiley and Sons, Inc. 2001

| | 00 | |
|--|----|--|
| | 1 | |
| | | |
| | | |
| | | |
| | | |

| 8 | | de - Manana Andrewski, so star star star star star star star star | POs | S | |
|----|----------|---|----------|------------|--|
| 6 | | 2 | 200 | P04 | |
| | POI | FOX | 100 | > | |
| | N | 0 | N | 6 | |
| - | | > | 5 | 2 | |
| 0 | N | c | N | | |
| | 4 | 0 | N | N | |
| ω | | Language of Baselities | | 2 | |
| h | | 0 | N | C | |
| 4 | | we was not and an other statements | 5 | v | |
| Ċħ | N | C | ĸ | P | |
| | 10/10/10 | 0=(0/0) | (10/5)=2 | (12/5)=2.4 | |

Indra Ganesan College of Engineering Dr. G. Balakrishnan, M.E., Ph.D., IG Valley, Madurai Main Re-Manikandam, Trichy-62 Principal

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

| | | | Mrs.P. | Santhana | selvi | | | Store and a |
|-----------|--|-----------|--------|----------|--|---------|---|-------------|
| Day Order | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| T | | | | VL4291 | | | | VL429 |
| II | | | | | | | | |
| ш | VL4291 | | | * | | | | |
| IV | tion of the second seco | | VL4291 | | le contraction de la contracti | | 440744949494999999999999999999999999999 | |
| v | 200 | | | | y Under Annya | VI.4291 | | |
| **** | | | | | 1 | | | |
| S.Code | | Ti | tle | | Year / 1 | Branch | H | lours |
| VL4291 | Low Power | VLSI Desi | gn | | I/M.E VLSI E | DESIGN | | 5 |
| | | | т | OTAL - 5 | hours | | | |

Faculty Time Table

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering TC Valley. Madurai Main Road

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Lecture Schedule

Degree/Program: M.E / VLSI DESIGNCourse code &Name: VL4291-LOW POWER VLSI DESIGNDuration: June 2022 - Oct 2022Semester: II Section: A Faculty: P.Santhana Selvi

AIM:

To teach the students about the analysis of low power system design

OBJECTIVES:

To impart knowledge on

- (i) Identify sources of power in an IC
- (ii) Identify the power reduction techniques based on technology independent and technology dependent methods
- (iii) Identify suitable techniques to reduce the power dissipation
- (iv) Estimate power dissipation of various MOS logic circuits
- (v) Develop algorithms for low power dissipation
- (vi) To design chips used for battery-powered systems and high performance circuits

PREREQUISITES:

Analog IC Design

COURSE OUTCOMES:

After the course, the student should be able to:

| CO | Course Outcomes | POs | PSOs |
|--------|--|-------------|------|
| C110.1 | Able to find the power dissipation of MOS circuits | 2,0,2,3,3,0 | 3 |
| C110.2 | Design and analyze various MOS logic circuits | 2,0,2,2,3,0 | 2 |
| C110.3 | Apply low power techniques for low power dissipation | 1,0,2,2,3,0 | 2 |
| C110.4 | Able to estimate the power dissipation of ICs | 1,0,2,3,2,0 | 2 |
| C110.5 | Able to develop algorithms to reduce power dissipation by software | 2,0,2,2,1,0 | 2 |

| S.No | Date | Period | Topics to be Covered | Book & Page. No. |
|------|----------|----------|---|---------------------|
| UNIT | -I - POV | VER DISS | SIPATION IN CMOS Target | periods :9 |
| 1 | 27/06/22 | 4 | Hierarchy of Limits of Power | RI |
| 2 | 27/06/22 | 8 | Hierarchy of Limits of Power Contd | RI |
| 3 | 29/06/22 | 1 | Sources of Power Consumption | R2 |
| 4 | 30/06/22 | 3 | Sources of Power Consumption - Contd | R1 |
| 5 | 01/07/22 | 6 | Physics of Power Dissipation in CMOS FET Devices – Basic Principle of Low Power Design. | R1 |

| | 6 02/07/22 | - | 3 Physics of Power Dissipation in CMOS FET Devices – Basic Principle of Low Power Design. | R1 |
|------|-------------|------------|--|--------------|
| 1 | 7 04/07/22 | - | Physics of Power Dissipation in CMOS FET Devices -contd | R1,R2 |
| 8 | 3 04/07/22 | 8 | Basic Principle of Low Power Design | R1 |
| 9 | 06/07/22 | 1 | Problems | R1 |
| UN | IT II - POW | ER OI | TIMIZATION | |
| 1(| | 3 | 14120 | t Periods :9 |
| 11 | 08/07/22 | 6 | | R2,RI |
| 12 | 2 11/07/22 | 4 | Gate Level Low Power Design | R3,R1 |
| 13 | 11/07/22 | 8 | Architecture Level Low Power Design | R1 |
| 14 | | 1 | VLSI Subsystem Design of Adders | R2,R1 |
| 15 | | 3 | VLSI Subsystem Design of Multipliers | R2,R1 |
| 16 | | 6 | VLSI Subsystem Design of PLL | R1,R1 |
| 17 | | 4 | VLSI Subsystem Design of Low Power Design | R2,R1 |
| 18 | 18/07/22 | 8 | Problems | RI |
| | | - | | R1 |
| 19 | 20/07/22 | 1 | Computer Arithmetic Techniques for Low Power System | Periods :9 |
| 20 | 21/07/22 | 3 | Reducing Power Consumption in Combinational Logic | R2,R1 |
| | 22/07/22 | 6.14999 | Reducing Power Consumption in Sequential Logic | R3,R1 |
| 21 | | 6 | | R 1 |
| 22 | 25/07/22 | 4 | Reducing Power Consumption in Memories | R2,R1 |
| 23 | 25/07/22 | 8 | Low Power Clock | R2,R1 |
| 24 | 27/07/22 | 1 | Advanced Techniques - Special Techniques, Adiabatic Techniques | R1,R1 |
| 25 | 28/07/22 | 3 | Physical Design, Floor Planning | R2,R1 |
| 26 | 29/07/22 | 6 | Placement and Routing. | R1 |
| 27 | 01/08/22 | 4 | Problems | RI R1 |
| UNIT | IV - POW | ER ES | STIMATION Torust | Periods :9 |
| 28 | 03/08/22 | 1 | Power Estimation Techniques, Circuit Level | R2 |
| 29 | 04/08/22 | 3 | Power Estimation Techniques, Gate Level | R3,R4 |
| 30 | 17/08/22 | 1 | Power Estimation Techniques, Architecture Level | R4 |
| 31 | 18/08/22 | 3 | Power Estimation Techniques, Behavioral Level | R2,R1 |
| 32 | 22/08/22 | 4 | Logic Power Estimation | R3,R1 |
| 33 | 25/08/22 | 3 | Logic Power Estimation-Contd | R1,R1 |
| 34 | 26/08/22 | 6 | Simulation Power Analysis | |
| 35 | 29/08/22 | 4 | Probabilistic Power Analysis | R4,R1 R1 |
| 36 | 01/09/22 | 3 | Problems | R2 |
| NIT | V - SYNTHE | SIS AN | ND SOFTWARE DESIGN FOR LOW POWER CMOS CIRCUITS Target P | N.L. |
| | 1 | | Synthesis for Low Power | |
| 37 | 02/09/22 | <i>'</i> 6 | | R2,R1 |
| 38 | 05/09/22 | 4 | Synthesis for Low Power=Contd | R3,R1 |
| | 07/09/22 | 1 | Behavioral Level Transform | R1 |
| | 08/09/22 | 3 | Behavioral Level Transform-Contd | R2,R1 |
| 41 | 09/09/22 | 6 | Algorithms for Low Power | R2,R1 |

| 42 | 12/09/22 | 4 | Algorithms for Low Power-Contd | R4 |
|----|----------|---|---|----------|
| 43 | 14/09/22 | 1 | Software Design for Low Power | R4 |
| 44 | 15/09/22 | 3 | Software Design for Low Power -Contd | R2 |
| 45 | 16/09/22 | 6 | Problems | R1,R2 |
| | | | Content Beyond the Syllabus | |
| 46 | 17/09/22 | 1 | Implementing Low Power Design Through Voltage Scaling in VLSI | Material |
| | | | | |

Book Reference- References

| \$1 | Title of the Book | Author | Publisher | Year |
|-----|---|--------------------------------|---------------------|------|
| 1. | Low Power CMOS VLSI Circuit Design | Kaushik Roy and S.C.Prasad | Wiley | 2000 |
| 2. | Low Voltage CMOS VLSI Circuits | J.B.Kulo and J.H Lou | Wiley | 1999 |
| 3. | Low Voltage SOI CMOS VLSI Devices and Circuits | James B.Kulo, Shih-Chia Lin | John Wiley and Sons | 2001 |
| 4. | Low Power Design Essentials (Integrated Circuits and Systems) | J.Rabaey | Springer | 2009 |

Website References:

1.https://onlinecoursin/noc22_ee55 2. https://archive.nptel.ac.in/courses/106/105/106105034/

Manni-Signature of the Faculty in-charge

M. Phillareauoli Hod/ECE

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Identification of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty :Mrs.P..Santhana Selvi Course Code & Name: VL4291 Low power VLSI design

Degree & Program: M.E /VLSI DESIGN Semester & Section: II / A Academic V

Section: II / A Academic Year: 2021 - 2022/EVEN

I. Mapping of Course Outcomes with POs & PSOs. (before CBS)

| CO | PO1 | DOT | DOS | i mont | TOO | P.P. P | or co | 101 04 | 10081 | ATTH LO | s - der(| ore CB | S | | |
|--|-----|-----|-----|------------|-----|------------|------------|--------|-------|---------|----------|--------|------|------|------|
| | TOI | FU2 | rus | PU4 | PO5 | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | POT | PSO1 | PSO2 | DEOI |
| C110.1 | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | | | * OII | 1014 | 1301 | 1302 | PSO3 |
| C110.2 | 1 | 1 | | 4 | 40 | 5 | 2 | 3 | 5 | 3 | 3 | 3 | 1 | 1 | 1 |
| - Aller and a second and a second as a | 1 | 1 | 1 | 1 | . 2 | 3 | 3 | 3 | 3 | 3 | 3 | 2 | | | - |
| C110.3 | 1 | 1 | 1 | 1 | 2 | 3 | 3 | 2 | 2 | | 5 | 3 | 1 | 1 | 1 |
| C110.4 | 1 | 1 | 1 | 1 | 2 | 2 | 5 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| C110.5 | 7 | 1 | 1 | 1 | 4 | 3 | 5 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| | 1 | 1 | 1 | 1 | 2 | 3 | 3 | 3 | 3 | 3 | 3 | 2 | 7 | 1 | |
| C110.6 | 1 | 1 / | 1 1 | 1 | 2 | 2 | 2 | 2 | 2 | 0 | 5 | 3 | 1 | 1 | 1 |
| C110 | 1 | 1 | - | | - | | 3 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| CALU | | I | 1 | L | 2 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | |

Table.1 Mapping of COs, C, PSOs with POs - before CBS

II. Identification of content beyond syllabus.

Table.2 Identification of content beyond syllabus

| June June June June June June June June | POs strengthened/ vacant filled | CO/Unit |
|---|------------------------------------|-----------|
| Implementing Low Power Design Through Voltage Scaling in VLSI | PO4 strenghened | С110.3/ Ш |

III. Mapping of Course Outcomes with POs & PSOs. (After CBS)

| Course | PO1 | DOD | DOT | DOL | TO A | PPPAR | SUIC | US, C, | LOON | WITH B | 'Us- an | er CBS | • | | |
|--------|----------|-----|-----|-----|------|-------|------|--------|------|--------|---------|--------|------|------|------|
| Course | FUI | PO2 | PUS | P04 | POS | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | PO12 | PSO1 | PSO2 | PSO3 |
| C110.1 | 1 | ī | .1 | 1 | 2 | 3 | 2 | 2 | 2 | 2 | | | | | |
| C110.2 | 1 | 1 | 1 | 1 | 0 | | 5 | 3 | 3 | 5 | 3 | 3 | 1 | 1 | 1 |
| | <u> </u> | 4 | 1 | 1 | 2 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| C110.3 | 1 | 1 | 1 | *2 | 2 | 3 | 3 | 2 | 2 | 2 | 2 | - | 1 | 1 | 1 |
| C110.4 | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 3 | 3 | 2 | 3 | 3 | 1 | 1 | 1 |
| | - | 4 | L | 1 1 | 4 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| C110.5 | | 1 | 1 | 1 | 2 | 3 | 3 | 3 | 2 | 2 | 2 | 2 | | | 1 |
| C110.6 | 1 | 1 | 1 | 1 | 0 1 | 3 | - | | 5 | 3 | 3 | 3 | | 1 | 1 |
| | - | - 1 | - 1 | 1 | 4 1 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 1 | 1 | 1 |
| C110 | 1 | 1 | 1 | 1 | 2 | 3 | 3 | 3 . | 3 | 2 | 2 | | | 4 | |

Table 3 Manning of COs C PSO -

Manning Signature of the Faculty

Wasesmalk HoD/ECE

Sinnature of the Faculty - and anna

H. Phuwanonuali Hod/ECE

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu - 620 012, India INDRA GANESAN COLLEGE OF ENGINEERING

(Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING


Proof of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty :Mrs.P.Santhanaselvi Course Code & Name:VL4291-Low Power VLSI Design Degree

& Program:M.E. /VLSI Design Semester & Section: II / A Academic Year: 2021 -2020 /EVEN

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Implementing Low Power Design Through Voltage Scaling in MALSI, Trichy-620 012.

- The dominant integrated circuit (IC) design paradigm is very large scale integration (VLSI).
- Newer, more advanced CMOS products have more features integrated on-die than in the past, and these features can consume more power at higher clock rates.
- Low power design through voltage scaling is one simple method to turn features on and off using logic circuits builtinto the component.



Deep within the chips on this wafer are regulation and management circuits for lower power operation

While you can't easily crack open the case of an integrated circuit (IC) to see its features, rest assured that today's advanced products are nothing like their predecessors from over two decades ago. Today's chips pack many features into a small die with unique circuit architectures that help ensure power-efficient data transfer inside and outside the component. Moore's Law has driven the size of transistors and logic circuits smaller. But, it has also moved feature density and power consumption higher, forcing designers to get creative and come up with power management strategies.

Although core voltages have lowered, especially in some very high-speed systems like large FPGAs, power management strategies are implemented to control switching thresholds and logic levels. These strategies are implemented with voltage scaling in VLSI. Low power design through voltage scaling strategies can be implemented readily throughout logic blocks alongside other low-power design strategies using some simple architectures.

Low Power Design Through Voltage Scaling

Voltage scaling involves adjusting the supply voltage (VDD) and the threshold voltage (VT) for logic levels in CMOS logic circuits to control the total power dissipation in a logic block. Buffer and logic circuits can be controlled in groups, allowing features to be switched on and off or dynamically adjusted as the chip operates.

This process can be done without modifying the system or peripheral clocks, so the system still maintains high speed even if the logic/supply levels are reduced.

Implementation

Low power design through voltage scaling is implemented with a specialty logic control circuit. The logic control circuit implements voltage scaling in two areas:

- Substrate bias control: This controls the threshold that defines digital states in logic circuits. A voltage is applied to the substrate regions in CMOS buffers to increase or decrease the threshold voltage and reduce leakage current when the device is placed on standby. This technique is sometimes called "back biasing."
- Supply (VDD) voltage control: This defines core logic levels in the design and requires adjusting the regulator circuit that sets supply voltages. The power delivered to a MOSFET circuit is proportional to the square of the supply voltage, so small changes in supply voltage can produce a proportionally large change in power delivery.

An example topology used to implement low power design throughvoltage scaling in <u>CMOS logic circuits</u> is shown below:

(D)··· Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

However, this also allows more current to flow during switching as the MOSFET capacitances charge up, which increases the average current during a given clock cycle.

Low Power Design With Clock Control


While dynamic voltage scaling is a standard feature implemented in VLSI design, it isn't the only method used to build low-power systems. In addition to voltage scaling, modern VLSI designs implement clock control features to adjust total power consumption. The two methods used for clock control are:

- Clock gating: The most straightforward way to eliminate power consumption in a logic block while maintaining the states in logic circuits is to cut off the system clock from certain logic blocks. This method eliminates dynamic power consumption due to switching, leaving leakage as the primary power dissipation mechanism in these blocks.
- Dynamic frequency scaling: The power dissipated by logic circuits is proportional to the clock frequency. Therefore, the clock frequency can be ramped up or down as needed using an internal logic control circuit, VCO/NCO, and PLL. This option can be applied to the system clock or peripheral clocks.

Voltage scaling, frequency scaling, and clock gating are generally implemented together on modern chips, so systems designers have complete control over power consumption in their designs. The challenge in developing these systems is determining the appropriate regulatory strategy to implement on-chip versus which features developers should implement in firmware. Modern VLSI designs should allow developers to implement any strategy alongside the typical standby functions found in modern ICs.

These active scaling mechanisms don't necessarily require modifying the structure of transistors in logic circuits. They can be implemented in a new product with the best VLSI systems design and analysis tools.

When you need to implement low power design through voltage scaling, unique transistor architectures, or other power management strategies, use the complete set of system analysis tools from Cadence to qualify your designs. Only Cadence offers a comprehensive set of the circuit, IC, and PCB design tools for anyapplication and any level of complexity.



Even after implementing low power design techniques, this GPU will dissipate a significant amount of heat

In this topology, the control circuit must be custom designed so voltages can be adjusted under specific logical conditions. The required logical conditions will be different for every system, and they could be triggered by the system's firmware if needed in the design.

Advantages and Disadvantages

The use of voltage scaling provides two particular benefits in VLSI designs. First, it offers flexible scaling of logic levels (supply voltage) on-demand to control power consumption in the design. Second, it allows the standby leakage current to be controlled if circuit blocks are switched off, which is accomplished by adjusting the threshold voltage (body bias level). Controlling both voltages ensures lower power consumption during switching and standby.

The major disadvantage of low power design through voltage scaling is the increased propagation delay in logic circuits. Power dissipation and propagation delay are inversely related because of the nonlinear capacitance present in MOSFETs. By increasing the supply and substrate bias voltages, the applied capacitance increases, decreasing the switching time between logic states.



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Assignment Ouestion Paper

| | Assignmen | t – 01 | Date of Issue: | 20/07/2022 | Marks | 10 |
|-------------|-----------|------------------|-------------------|-------------------|------------|-----|
| Course code | VL4291 | Course Title | Low power visi de | sign | | |
| Year | I | Semester/Section | II/ A | Date of Submissie | m: 29/07/2 | 072 |

| Q.No | Questions | CO |
|------|---|--------|
| 1 | What is the need for power reduction? | C110.1 |
| 2 | Why low power has become an important issue in the present day VLSI circuit realization? | C110.1 |
| 3 | Explain the various capacitances present in MOS and their effect on power dissipation with necessary diagrams and expressions | C110.1 |
| 4 | Explain the principles and challenges in low power design | C110.1 |

Resarchanaselvi & Man Name and Signature of the Faculty Incharge

wareaud MJ

INDRA GANESAN COLLEGE OF ENGINEERING IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved

by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Assignment Answer Sheet

Name of the Student : Abarna T

AU Register Number: 811221419001

| | Assignmen | t - 01 | Date of Issue: | 20/07/2022 | Marks | 10 |
|-------------|-----------|------------------|-------------------|---------------------|---------|-----|
| Course code | VL4292 | Course Title | Low power visi de | esign | | 1 |
| Year | I | Semester/Section | II A | Date of Submission: | 29/07/2 | 022 |

| Q.No | Questions | CO |
|------|---|--------|
| 1 | What is the need for power reduction? | C110.1 |
| 2 | Why low power has become an important issue in the present day VLSI circuit realization? | C110.1 |
| 3 | Explain the various capacitances present in MOS and their effect on power dissipation with necessary diagrams and expressions | C110.1 |
| 4 | Explain the principles and challenges in low power design | C110.1 |

Mark Allocation

| Rubrics | Marks Allocated | Marks obtained |
|----------------------|-----------------|----------------|
| Content Quality | 6 | 5 |
| Presentation Quality | 2 | • |
| Timely submission | 2 | 2 |
| Total marks | 10 | Ŕ |

P. Sanhanaselvi & Name and Signature of the Faculty Incharge

maneguari HoD/ECF

Register Number:



INDRA GANESAN COLLEGE OF ENGINEERING

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India Approved by AICTE: New Delbi and affiliated to Appa University Chempai

| | Internal Assessn | ent Exam - I | Date/Session | 08/08/2022/FN | Marks | 60 |
|------------|-----------------------|---------------------------|----------------------|-----------------|------------------|-----------|
| Course co | de VL4291 | Course Title | Low power visi | | | |
| Regulation | n _ 2021 | Duration | 90 minutes | Academic Year | 2021-2022 | |
| Year | I | Semester | III | Department | M.E/VLSI | |
| COURSE | OUTCOMES | . Minipel specer | | i soput timeste | LVXXXX V X.A.J.X | APRAGROIT |
| C110.1 | Able to find the powe | r dissipation of MOS circ | uits | | | |
| C110.2 | | arious MOS logic circuits | | | | |
| C110.3 | | iniques for low power dis | | | | |
| C110.4 | | ower dissipation of ICs | | | | |
| C110.5 | | ithms to reduce power dis | sination by software | | | |
| C110.6 | Design chins used for | battery-powered systems | and high monthematic | * 4, | | |

| Q.No. | Question | CO | BTS |
|-------|---|-----|------|
| | PART A | 00 | DI |
| 1 | (Answer all the Questions $9 \ge 2 = 18$ Marks) | | |
| 1 | What is need for low power in VLSI design? | CO1 | K1 |
| 2 | State the effect of LDD structure in CMOS design? | CO1 | K1 |
| 3 | Name three sources of power dissipation in CMOS digital circuits | COI | K1 |
| 4 | How environment is affected by the power dissipation of VLSI circuits? | CO1 | K2 |
| 5 | What is body effect? How does it influences the threshold voltage of a MOS transistor? | COI | KI |
| 6 | What is signal gating? | CO2 | KI |
| 7 | Explain how parallelism can be used to achieve low power instead of high performance in realizing digital circuits | CO2 | K2 |
| 8 | What are the various reduce ways to the delay time of a CMOS inverter? | CO2 | K1 |
| 9 | What is logic level optimization? | CO2 | KI |
| 10a | PART B (Answer all the Questions 2 x 14 = 28 Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors | CO1 | K1 |
| | influencing power dissipation | COI | IN I |
| | OR | L | |
| 106 | Explain in detail the physics of power dissipation in submicron MOSFET | CO1 | K1 |
| 11a | Discuss in detail any four limits for low power design | C01 | K2 |
| | OR | 001 | 144 |
| 11b | For CMOS inverter, determine the expression for static power dissipation and dynamic power dissipation | COI | K2 |
| 10 | PART C (Answer all the Ouestions 1 x 14 = 14 Marks) | cor | 112 |
| 12a | Explain the optimization techniques for combinational circuits | CO2 | K2 |
| | OR | | |
| 2b | With example explain the importance of transistor sizing in power dissipation | CO2 | K2 |

Course Faculty (Name /Sign / Date)

P-SANTIADION SELVI

OGho/ HoD

(Name /Sign / Date)

Dr. G. Balakrishnan, M.E., Ph.O., Principal


Indra Ganesan College of Engineering IG Valley, Maduraí Main Road

Manikandam, Trichy-620 012. Manikandam, Trichy-620 012.


| |) IN | DRA GANESA IG Valley, Manikand (Approved by AICTE, 1 | N COLLEG | . Tamil Nadu – 620 | 012. India | |
|-----------|----------------------|--|--|---|-----------------|--|
| | Internal Assess | | Date/Session | 08/08/2022/FN | Marks | 60 |
| Course co | de VL4291 | Course Title | Low power visi | design | | , where any other |
| Regulatio | n 2021 | Duration | 90 minutes | Academic Yes | ar 20 | 21-2022 |
| Year | Ι | Semester | III | Department | M. | E/VLSI DESIGI |
| COURSE | OUTCOMES | την την προστολογιστική το | r riteracii 🧳 senadijis | | | afyr yng, ynd, yng - Cartynnysgynaudda |
| C110.1 | Able to find the pov | ver dissipation of MOS circ | uits | | | |
| C110.2 | Design and analyze | various MOS logic circuits | | 7 | | |
| C110.3 | Apply low power te | chniques for low power dis | sipation | | -välläränät | |
| C110.4 | Able to estimate the | power dissipation of ICs | аралар (Полинистики) и политики и Политики и политики и по | 99998-99-94 - 9-969 - 6000.000 (b) - 10-10-10-10-10-10-10-10-10-10-10-10-10-1 | | |
| C110.5 | Able to develop algo | prithms to reduce power dis | sipation by software | | 499 | |
| C110.6 | | or battery-powered systems | | e circuits | | |
| NAME - | | Answer Ke | v | *** | | |

| O Mr. | Answer Key | | |
|-------|--|-----|----|
| Q.No. | | CO | B |
| | PART A (Answer all the Questions $9 \ge 2 = 20$ Marks) | | |
| 1 | What is need for low power in VLSI design? The need for low power has caused a major paradigm shift where power dissipation has become as important a consideration as performance and area. This article reviews various strategies and methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of the techniques that have been proposed to overcome these difficulties. | COI | K |
| 2 | State the effect of LDD structure in CMOS design? As the LDD structure exhibits higher series parasitic resistance, an optimum supply voltage again exists. For larger values of supply voltage the delay increases. The occurrence of velocity saturation in submicromerter devices makes delay relatively independent of supply voltage. Hence for not too large delay penalty, reducing the supply voltage can reduce power dissipation | C01 | K |
| 3 | Name three sources of power dissipation in CMOS digital circuits Logic transition-As the nodes in a digital CMOS circuit transition back and forth between the two logic levels,the parasitic capacitances are charged and discharged ii. As the voltage swing is equal to the supply voltage,the dissipation due to transitions varies overall as the square of the supply voltage.Short circuit current that flow directly from supply to ground when the n-subnetwork and p- subnetwork of a CMOS gate both conduct simultaneously iii. It is the leakage current that flows when the input to,and therefore the outputs of a gate are not changing | CO1 | K1 |
| | How environment is affected by the power dissipation of VLSI circuits? According to an estimate of the U.S. Environmental Protection Agency (EPA), 80% of the power consumption by office equipment are due to computing equipment and a large part from unused equipment. Moreover, the power is dissipated mostly in the form of heat. The cooling techniques, such as AC transfers the heat to the environment | CO1 | K2 |
| 5 | What is body effect? How does it influences the threshold voltage of a MOS transistor? All MOS transistors are usually fabricated on a common substrate and substrate (body) voltage of all devices is normally constant. However, as we shall see in subsequent chapters, when circuits are realized using a number of MOS devices, several devices are connected in series. This results in different source potentials for different devices. It may be noted that | CO1 | K1 |

| 1 | the threshold voltage Vt is not constant with respect to the voltage difference between the substrate and the source of the MOS transistor. This is known as the substrate bias effect on the difference between the difference between the substrate bias effect on the difference between t | 1 | | |
|------------------------------|--|-------------------------------|------------|--|
| | known as the substrate-bias effect or body effect. Increasing the Vsb causes the channel to be | | | |
| 6 | depleted of charge carries and this leads to increase in the threshold voltage. What is signal gating? | | | |
| | A data driven approach to design and optimization of low power combinational multipliers is presented. This technique depends on signal gating to avoid un-necessary computations and thus reduce the switching activity and power consumption of combinational multipliers. The proposed technique can be equally well applied to signed and unsigned multiplications. At the same time, it imposes reasonable area and delay overhead on the circuit. The benchmark data is extracted from typical DSP applications to show the efficiency of the proposed technique in the domain of DSP computations in which the low power computing is of rapidly increasing importance. The results show an average of 26% percent reduction in the switching activity and 22% area and 27% delay overhead, compared to combinational multiplications without this | CO2 | | |
| 7 | outine do | | | |
| 8 | Explain how parallelism can be used to achieve low power instead of high performance in realizing digital circuits Traditionally, parallelism is used to improve performance at the expense of larger power dissipation. But, instead of trying to improve performance, the power dissipation can be reduced by scaling down the supply voltage such that the performance remains unaltered | CO2 | K2 | |
| | (a) The width of the MOS transistors can be increased to reduce the delay. This is known as gate sizing (b) The load capacitance can be reduced to reduce delay. This is achieved by using transistors of smaller and smaller dimensions as provided by future generation technologies. (c) Delay can also be reduced by increasing the supply voltage V_{dd} and/or reducing the threshold voltage V_t of the MOS transistors | CO2 | K1 | |
| Í | What is logic level optimization? The power optimization of a logic circuit implies the reduction of its switching activity of switched capacitance | CO2 | K 1 | |
| 1 | | Photos | | |
| | PART B (Answer all the Questions 2 = 10 = 20 Mr. 1.) | | | |
| 0a I | PART B (Answer all the Questions 2 x 10 = 20 Marks) Draw the energy band structure of MIS diode under unbiased and bios are divisor. | C01 | K1 | |
| 0a I | PART B (Answer all the Questions $2 \ge 10 = 20$ Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors influencing power dissipation Vacuum level Vacuum level gem gem gem gem PART B (Answer all the Questions $2 \ge 10 = 20$ Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors Vacuum level Vacuum level Question Question <td col<="" td=""><td>E., Ph.D.,</td><td></td></td> | <td>E., Ph.D.,</td> <td></td> | E., Ph.D., | |
| 0a I | PART B (Answer all the Questions $2 \ge 10 = 20$ Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors influencing power dissipation Vacuum level Vacuum level Or G. Balakrishnan, M.I Principal Indra Ganesan College of Engli Metal Semiconductor | E., Ph.D., ineering | | |
| Da | PART B (Answer all the Questions $2 \times 10 = 20$ Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors influencing power dissipation Vacuum level Vacuum level Image: Span structure of MIS diode Vacuum level Image: Span structure Image: Span structure Image: Span structure Image: Span structure Metal Image: Span structure Metal Image: Span structure Figure 2.2 Energy bands in an unbiased MIS diode. | E., Ph.D., ineering | | |
| Oa I I at in: ab | PART B (Answer all the Questions $2 \ge 10 = 20$ Marks) Draw the energy band structure of MIS diode under unbiased and bias condition and discuss the various factors influencing power dissipation Vacuum level Vacuum level Or G. Balakrishnan, M.I Principal Indra Ganesan College of Engli Metal Semiconductor | E., Ph.D., ineering | | |



Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.





INDRA GANESAN COLLEGE OF ENGINEERING IG VALLEY, MANIDANDAM, TIRUCHIRAPPALLI – 620 012 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ACADEMIC YEAR 2021 – 2022 (EVEN SEMESTER) <u>STUDENTS MARK STATEMENT- CO BASED</u>

SUBJECT CODE & TITLE: VL4291 & LOW POWER VLSI DESIGN

YEAR/SEM: I/II

MONTH & YEAR: AUGUST & 2022

| S.NO | REG NO | STUDENT NAME | CO 1 | CO2 | TOTAL (60) | TOTAL (100) |
|------|--------------|--------------|-------------|-----|---------------|-------------|
| 1. | 811221419001 | ABARNA T | 26 | 12 | 38 | 63 |
| 2. | 811221419003 | PREETHA M | 15 | 5 | 20 | 40 |

MARKS RANGE:

| <20 | 20-30 | 31-40 | 41-50 | 51-60 | 61-70 | 71-80 | 81-90 | 91-100 |
|-----|-------|-------|-------|-------|-------|-------|-------|--------|
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |

| Total No.of Candidates Present | 2 |
|--------------------------------|-------|
| Total No.of Candidates Absent | NIL |
| Total No.of Students Pass | 1 |
| Total No. of Students Fail | 1 |
| Percentage of Pass | . 50% |

USa STAFF INCHARGE

lane sardie HoD/ECE

PRI

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 622 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

Internal Assessment Test Answer Book

| Name | Abasha | T | | | Year/ Ser | nester/Se | ection | I/ | T/A |
|----------------|----------------------|-----------------|------------------|-----|----------------|-----------------|--------|----|-------------|
| Batch No. | 2021-2023 | Date/Session | 08/081 | 122 | Departm | ent | | | SC Esign |
| Course code | VL4291 | Course Title | how | p p | ower 1 | ILST PI | esta | | |
| Internal Asses | ssment Test | IAT 1 | IAT 2 | | IAT 3 | | Mod | el | |
| Name and Sig | nature of the Invigi | lator with date | - Amarde M. N | e ? | Jalon DHINI | 440)-\$994997"" | | | |

| Part A | | | | | | | | |
|--------|---------|---|-------------|-----|---|---|-----------|-------------|
| 0 N | ~ | Marks | O NO | 1 | a Marks | Ý | b | Total Marks |
| Q. No. | | | Q. NO. | | | | Marks | |
| 1 | V | 2 | 11 | ~ | 10 | | | 10 |
| 2 | ~ | 2 | 12 | 1 | | - | 9 | 9 |
| 3 | ~ | 12 | 13 | ~ | 8 | | | 8 |
| 4 | V | 12 | 14 | 1 | | | 1 | 100 |
| 5 | | | 15 | | | | | |
| 6 | | | 16 | | | | | |
| 7 | V | 2 | | | na seconda da seconda de seconda d | | Total | 27 |
| 8 | | 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - 1900 - | 1 | ng' | | | n A and | 10/8/25 |
| 9 | 1 | 2 | (3 | 30 | () | | your | 101812 |
| 10 | | | 60 | | | | (P.Sanfha | raselvi) |
| Total | | - | Grand Total | | | (P.Saofhara Selvi) Name and Signature of the Examiner with date | | |

| G Land Martine in the address of the | | To be fi | lled by the | examiner | | | References |
|---|----|-------------|-------------|---|---|----------|--------------------------|
| Course Outcomes | 1 | 2 | 3 | 4 | 5 | 6 | Total |
| Marks allotted | 38 | 22 | | and the second | 1 | | 60 |
| Marks Obtained | 26 | 12 | | 1 | | | 38 |
| | | (0) | | | | Name and | d Signature AC member |
| | | Dr. G. Bala | | , M.E., Ph.D., | | | |
| | | | Principal | | | | |

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

| | | | Jeg NLST Design | REMARKS OF THE HOD | all weller. |
|--|---|----------------------------|--|---|--|
| 25) | VEERING | | recar non, | FOLLOWUP STATUS | Friggers |
| , India rsity, Chennai- | FION ENGIN | | Course Code & Name: VL-4291 & しのし 中のいとの NLST Semester & Section : 正えみ University Exam/Month & Year: らんし/NDV 2022 | PREVENTIVE ACTION TAKEN | F. Assignment Advised to Facepaess M. W.H. Biven take bose monitored of well. |
| Tiruchirappalli, Tamil Nadu - 620 012, India | MMUNICAT | SISA | Course Code & Name : VL 4 29 Semester & Section : T. 2 A University Exam/Month & Year: & Achieved : 50 % | CORRECTIVE ACTION TAKEN | Assignment given |
| Affiliated t | AND CO | ROOT CAUSE ANALYSIS | | SIGNATURE OF THE STUDENT WITH DATE | protochor |
| IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu - 620 012, India by AICTE, New Delhi, Affiliated to Anna University, | ECTRONICS | ROOT (| ana celvi Descriv | CAUSES FOR FAILURE | ffealth i fene |
| IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu - 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25) | DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING | | NS. P. Santhana celvi NN. E & VLSI DESICIN : MINIUMOdel : 100% | NAME OF THE STUDENT | 811221419007 PSLOOPER M |
| (V | DEPART | | Name of the Faculty Degree & Program IA Test Target | BATCH NO, REGN NO. | 81122141902 |
| | | | Na De Ta | S.NO | |

Representation of the Faculty Member

Dr. G. Balakrishnan, M.E., Ph.D., Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012. Principal

M. Bhuwane nude Signature of the HoD/ECE

H

INDRA GANESAN COLLEGE OF ENGINEERING IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25) **IOAC Academic Audit Form** ACADEMIC YEAR: 2021-2022 EVEN SEMESTER No. of Students Registered : ME VLSI Year / Sem / Sec : I / [] / A DE SIGN 02 Name of Department : A Test -1 / IA Test -2 / IA Test -3 / Model Test Details of Examination : No of students Attended Course Log Book Verified (Y / N) No of Absentees Course File Verified (Y / N) ist of Reg.No No of Failures Remarks Course Code 3 Verified Pass S.ND. 811221419001, VL4251 2 -1001 \$ 811221419001 У 501 2 1 VL4292 2 Retest Y 501 811221419001 -3 VL4291 81122-1419001 1001 Y 2 4 VL4222 811221419001 9___ 1001 5 EL407 Rotest 811221419001 À 501 Y AX1097 6 Verified by K. seetharaman & K. Juthalam **External Member Name and Signature:** V.ssinath Internal Member Name and Signature: Overall Remarks: conduct Rebox- for faiture gudeals Informeted 10 M. Bhuranesale Aboo elet Principal IOAC Chordenato HoD/ ECE Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.