

Accredited by NAAC with 'B+' Grade, 2(f) & 12B Status Institution by UGC

IG Valley, Madurai Main Road, Manikandam, Tiruchirappalli - 620012

NAAC DOCUMENTS

QUALITY INDICATOR FRAME WORK

CRITERION – 1

CURRICULAR ASPECTS

SUBMITTED BY

IQAC

INTERNAL QUALITY ASSURANCE CELL INDRA GANESAN COLLEGE OF ENGINEERING





Criteria 1	Curricular Aspects	100
------------	--------------------	-----

1.1 Curricular Planning and Implementation (20)

1.1.1 The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

Table of Content

S. No	Description
1.	Preface of the Course File
2.	Faculty Time Table
3.	Course Plan
4.	Content Beyond Syllabus
5.	Academic Audit Form
6.	Question Paper
7.	Sample Answer Sheet
8.	Co Based Mark Entry
9.	Root Cause Analysis
10.	Retest Co Based Mark Entry

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

PREFACE OF THE COURSE FILE

Batch

: 2018-2020

Academic Year

: 2019-2020 / ODD

Program

: M.E(VLSI)

Year & Semester

: 2nd Year / 3rd Semester

Course Code

: VL5301

Name of the Course

: Analog to digital interfaces

Faculty in-charge

: Mrs.P.Santhanaselvi , AP/ECE

Signature of the Faculty in-charge

Dr. G. Balakrishnan, M.E., Ph.D.,

OBJECTIVES

- To understand the importance of sampling the input analog signal for digitization and enabling circuit architectures
- To understand the principles of Analog to Digital and Digital to Analog conversion of signals.
- To understand the importance of calibration techniques for achieving precision during data conversion

UNIT I SAMPLE AND HOLD CIRCUITS 9

Sampling switches, Conventional open loop and closed loop sample and hold architecture, Open loop architecture with miller compensation, multiplexed input architectures, recycling architecture switched capacitor architecture.

UNIT II SWITCHED CAPACITOR CIRCUITS AND COMPARATORS 9

Switched-capacitor amplifiers, switched capacitor integrator, switched capacitor common mode feedback. Single stage amplifier as comparator, cascaded amplifier stages as comparator, latched comparators.

UNIT III DIGITAL TO ANALOG CONVERSION 9

Performance metrics, reference multiplication and division, switching and logic functions in DAC, Resistor ladder DAC architecture, current steering DAC architecture.

UNIT IV ANALOG TO DIGITAL CONVERSION 9

Performance metric, Flash architecture, Pipelined Architecture, Successive approximation architecture, Time interleaved architecture.

UNIT V PRECISION TECHNIQUES 9

Comparator offset cancellation, Op Amp offset cancellation, Calibration techniques, range overlap and digital correction.

TOTAL: 45 PERIODS

OUTCOMES:

 To be able to design Analog to Digital and Digital to Analog data converters based on data precision requirements

REFERENCE:

1. Behzad Razavi, "Principles of data conversion system design", S. Chand and company Ltd, 2000.

Dr. G. Balakrishnan, M.E., Ph.D.,

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Faculty Time Table

and the same of th	1	N N	Irs.P.SA	NTHANA	SELVI, AP/	ECE		
Day Order	1	2	3	4	5	6	7	8
I				VL5301		and the biological complete property and all languages	/ · · · · · · · · · · · · · · · · · · ·	0
n								
Ш		pt distribution of			VL5301			
IV		VL5301		Constant Organization Constant				
v		* 1	Mid-way wilde	VL5301	-			
S.Code		Title		and the state of t	Year/Br	anch	Hon	THOS
/L5301 A	L5301 ANALOG AND DIGITAL INTERFACES					/ /LSI)	Hours 4	

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Lecture Schedule

Degree/Program: M.E / VLSI Duration: Aug 2019 - Dec 2019

Course code &Name: VL5301 - Analog to Digital Interfaces Semester: III Section: A Faculty: Mrs. P. Santhanaselvi

AIM:

To teach the students about the analysis of various types of Analog to digital interfaces

OBJECTIVES:

To impart knowledge on

- (i) To analyse the importance of sampling the input analog signal for digitization and enabling circuit
- (ii) To analyse the principles of Analog to Digital and Digital to Analog conversion of signals.
- (iii) To analyse the importance of calibration techniques for achieving precision during data conversion

PREREQUISITIES:

COURSE OUTCOMES:

After the course, the student should be able to:

CO	Conse, the student should be able to:		
C201.1	The word Danible Will India Circuitte	POs	PSO
C201.2	Explain about the Switched capacitor circuits and comparators	1,3,5,6,12	3
COOL		1,3,6,12	2
C201.3	To be able to design Digital to Analog data converters based on data precision requirements	1,2,5,6,12	1
C201.4	requirements requirements to Digital data converters based on data precision	1,2,5,6,12	2,3
C201.5	To know about the Precision Techniques		_,
C201.6		1,2,4,5,6,12	2,3
	To know about the sigma-delta analog-to-digital and digital-to-analog converters	1,3,5,6	1,2

S.No		Period	LODICS to be Covered	Book &
UNI	-I - SAMI	PLE AND	HOLD CIRCUITS	Page. No
	22/08/19	4	Sampling switches Tai	rget periods :9
2	22/08/19	7		T1
3	25/08/19	4	Conventional open loop and closed loop sample and hold architecture Open loop architecture with miller compensation	T1
4	26/08/19	1	multiplexed input architectures	
5	26/08/19	7	recycling architecture	T1
6	29/08/19	4	recycling architecture	Т1
7	29/08/19	7	switched capacitor architecture	TI
8	01/09/19	4	switched capacitor architecture	RI
9	02/09/19	1	QUIZ-1	R1
NIT	II - SWITC	HED CA	PACITOR CIRCUITS AND COMPARATORS Tel	Material
10	08/09/19	4	Switched-capacitor amplifiers Tar	get periods :9
	15.05/15	7	Switched-capacitor amplifiers The Control of the C	

_	11 09/09		1	switched capacitor integrator		and of the second secon			
ļ	2 09/09	1	7	switched capacitor common mode feedback		TI			
-	13 12/09		4	switched capacitor common mode feedback	MACCALLY AND	TI			
	14 12/09		7	Single stage amplifier as comparator		T1 R1			
-	15/09		4	cascaded amplifier stages as comparator					
-	6 16/09/		1	latched comparators		R1			
-	7 16/09/		7	latched comparators					
-	8 19/09/		4	OUIZ-II		T1			
UN	IT III - D	IGITA	LTO	ANALOG CONVERSION	Pari	Material			
15	23/09/	19	7	Performance metrics	lar	get Periods :			
20			4	reference multiplication and division	***************************************	TI			
21	-4.4713	9	7	reference multiplication and division		T1			
22		9	4	switching and logic functions in DAC	······································	T1			
23	30/09/1	9		switching and logic functions in DAC		TI			
24	30/09/1	9 7	7	Resistor ladder DAC architecture	all consistent of the service of the	T1			
25	03/10/1	9 4		Resistor ladder DAC architecture		T1			
26	03/10/1	9 7		current steering DAC architecture		R1			
27	06/10/19	9 4		QUIZ-III	Mountaine, us.	R1			
UNI	r IV - Al	VALOG	TOD	DIGITAL CONVERSION		Material			
28	10/10/19	7		Performance metrics	Targe	t Periods:9			
29	13/10/19	4		Flash architecture	*****	T1			
30	14/10/19			Plash architecture		Tl			
31	14/10/19	7	F	Pipelined Architecture		TI			
32	17/10/19	4	P	Pipelined Architecture		TI			
33	17/10/19	7		uccessive approximation architecture	1	T1			
34	20/10/19	4	S	uccessive approximation architecture		R1			
35	21/10/19	1	Т	ime interleaved architecture.		RI			
36	21/10/19	7	T	ime interleaved architecture		R1			
NIT	V - PREC	ISION	TECH	NIQUES		R1			
37	31/10/19	4	C	omparator offset cancellation	Targe	Periods:9			
38	31/10/19	7	Co	omparator offset cancellation		TI			
39	03/11/19	4		Amp offset cancellation		Tl			
40	04/11/19	1		Amp offset cancellation		T1			
41	04/11/19	7		libration techniques		TI			
42	07/11/19	4		libration techniques		TI			
43	07/11/19	7	_	ige overlap		TI			
44	10/11/19	4		ge overlap		T1			
45	11/11/19	1			-	RI			
	14/12/12/		uig	ital correction	**************************************	R1			
			10-	Content Beyond the Syllabus	·	and the dispression of the paper of the con-			
6	17/11/19	4	con	ersampling sigma-delta analog-to-digital and digital-to-analog verters		Material			

0

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

Book Reference-References

SI	Title of the Book	Author	Publisher	Year
1.	Principles of data conversion system design	Behzad Razavi	S. Chand and company Ltd	2000

Website Reference:

http://nptel.iitm.ac.in/courses.php?branch=Electronics www.freebookspot.com

Signature of the Faculty in-charge

M. Phullaneshoù

Dr. G. Balakrishnan, M.E., Ph.D.,

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Identification of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty :Mrs.P.Santhanaselvi Course Code & Name:VL5301-Analog to digital interfaces

Degree & Program: M.E. /VLSI Semester & Section: III / A Academic Year: 2019 -2020 /ODD

I.Mapping of Course Outcomes with POs & PSOs.(before CBS)

Table.1 Mapping of COs, C, PSOs with POs - before CBS.

CO	PO1	DO2	ma	70.4		PP	UI CC	73, U,	rous y	with Pu	s - befo	re CBS			
	TOI	FUZ	PU3	PU4	PO5	PO6	PO7	PO8	POQ	POIA	DO11	D()12	DCO.	Tacos	
C201.1	3	-	3		3	2		- 00	107	1010	FUII	POIZ	PSUL	PSO2	PSO.
C201.2	3		3		3	2	-	**	-	-	-	3	_	-	1
C201.3	3	2		-	-	2	-	-	-	-		3	-	3	-
C201.4	2	3	-	-	3	2	-	-	-			2	2		
	3	3	-	-	3	2	-	-					4	-	-
C201.5	3	3	- 1	3	3	2		-			-	3	-	3	1
C201.6	3	- 1	3		2	2			- 1	-	106	3	-	3	1
C201	3	2	2		3	4			-	-	-	- 1	2	3	
	-	J	3	3	3	2	- 1	-	- 1	-	- 1	3	2	3	1

II. Identification of content beyond syllabus.

Table.2 Identification of content beyond syllabus

Details of Content Beyond Syllabus(CBS) added	POs strengthened/ vacant filled	CO/Unit
Oversampling sigma-delta analog-to-digital and digital-to- analog converters	PO2,PO12 vacant filled	C201.6/ III & IV

III. Mapping of Course Outcomes with POs & PSOs. (After CBS)

Table.3 Mapping of COs, C, PSOs with POs- after CBS.

Course	DOL	DOG	DO3	2004	77.5	abbin	5 UI C	US, C,	rous	with P	'Os~ afi	er CBS			
Course	101	FO2	PU3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
C203.1	3	-	3	-	3	2									
C203.2	3	-	3	-				-	-	•	-	3	-	-	1
C203.3	3	3	-		2	2	-	-	-		-	3	- 1	3	
C203.4	3	2	-	-	3	2	-	-	-	-		3	2		
	3	3	-	-	3	2	-	-	-			3			-
C203.5	3	3	-	3	3	2		_				3	-	3	1
C203.6	3	*3	-	-					-+		-	3	-	3	1
C203	3	3	2	2	2			-	-	-		*3	-	-	_
			J	3	3	2	-	-	-	-	- [3	2	3	1

Signature of the Faculty

O. D. I. I. Ishnon M.F. B

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Proof of Curricular Gap & Content Beyond Syllabus(CBS)


Name of the Faculty: Mrs.P.Santhanaselvi

Course Code&Name:VL5301-Analog to digital interfaces

Degree & Program:M.E. /VLSI

Semester & Section: III/A

Academic Year: 2019 -2020 /ODD



Signature of the Faculty

(D):

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu - 620 012, India

(Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Proof of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty: Mrs.P.Santhanaselvi Course Code&Name: VL5301-Analog to digital interfaces

Degree & Program: M.E. /VLSI Semester & Section: III/A Academic Year: 2019-2020/ODD

Over Sampling Sigma Delta analog to digital and digital to analog converters

- Delta-sigma modulation is used in analog-to-digital converters and digital-to-analog converters.
- The advantage of oversampling in delta-sigma modulation is that the quantization noises are spread over a larger frequency range, reducing the quantization noise spectral density.
- In delta-sigma analog-to-digital converters, the digital decimation filter increases data resolution and removes the quantization noise that is outside the frequency band of interest. It also determines the signal bandwidth, settling time, and stop band rejection.

Sigma-Delta Conversion:

- Oversampling and noise shaping focuses on achieving high signal-to-noise-ratio (SNR) in a limited frequency band without reducing the data rate of the signal. This technique results in the efficient digital transmission of signals. The combination of oversampling and noise shaping is the basic underlying principle of delta-sigma modulation.
- Delta-sigma modulation is used in analog-to-digital converters (ADCs) and digital-to-analog converters (DACs). In ADCs, the delta-sigma modulator features all the merits of oversampling and noise shaping along with a digital decimation filter.
- Let's take a closer look at the concept of delta-sigma modulation.
- The Basic Principles of Delta-Sigma Modulation
- Delta-sigma modulation, otherwise called sigma-delta modulation, is used in digital signal processing and signal conversion to improve the resolution and SNR of signals. These techniques are extensively used in portable audio playback devices, mobile phones, analog-todigital converters, and digital-to-digital converters. The basic principles of delta-sigma modulation are oversampling and noise shaping.

Dr. G. Balakrishnan, M.E., Ph.D., **Principal** Indra Ganesan College of Engineering IG Valley, Madurai Main Road

Manikandam, Trichy-620 012.

Over Sampling:

 The sampling process follows the Nyquist-Shannon criteria, where the sampling frequency should be at least twice the maximum analog signal frequency. In the oversampling process, samples per second are more than what is required, according to Nyquist-Shannon criteria.
 Allowing more sample rates does not influence the signal power and total quantization noise power. Therefore, the SNR remains unchanged.

The advantage of oversampling is that the quantization noises are spread over a larger frequency range. This reduces the quantization noise spectral density (the SNR over the frequency of interest is increased). Comparing normal sampling and oversampling, the quantization noise power is reduced by 3 dB for every doubling of oversampling ratio (OSR), where OSR is the ratio of sampling frequency to twice the frequency of the signal.

Noise Shaping:

Noise shaping is the second step of delta-sigma modulation. This is where the signal to
quantization noise ratio is increased by altering the frequency distribution. The frequency band
is reduced to the signal band so that the quantization noise density is reduced and the SNR is
increased in the low-frequency area of the spectrum. Noise shaping increases the noise density
at frequencies outside the signal band.

In delta-sigma modulators, noise shaping is realized with an error minimizing the feedback loop. It minimizes the error between the input signal (x) and the quantized output signal (y). The feedback loop compares the input signal and the quantized output signal, and the difference between them that lies within the signal band is passed to the output side without attenuation. The out-of-the-band differences are suppressed using a filter. The result of the weighing is passed to the quantizer, which generates the next output value. The output signal generated is again fed back to the loop for the next comparison, and this continues until a close match between the input signal and the output signal is obtained in the signal passband.

Digital and Decimation Filters in Delta-Sigma ADCs:

In delta-sigma modulators used for analog-to-digital conversion, the digital and decimation
filter extracts information from the sampled data and reduces the data rate to a more useful
range. It increases the data resolution and removes the quantization noise that is outside the
frequency band of interest. It is the decimation filter block that determines the signal
bandwidth, settling time, and stopband rejection in delta-sigma ADCs.

Oversampling and noise shaping in any delta-sigma modulation increases its efficiency, as the
quantization noise is outside the scope of the signal band of interest. Delta-sigma modulation
offers high resolution, high SNR, low power consumption, and low-cost ADCs and DACs for
applications like process control and physical quantity measurements such as temperature and
pressure.

Sigma-delta ADCs/ Over sampling Converters:

• It consists of 2 main parts - modulator and digital filter. The modulator includes an integrator and a comparator with a feedback loop that contains a 1-bit DAC. The modulator oversamples the input signal, converting it to a serial bit stream with a frequency much higher than the required sampling rate. This is then transformed by the output filter to a sequence of parallel digital words at the sampling rate. The characteristics of signa-delta converters are high resolution, high accuracy,

Low noise and low cost.

Typical applications are for speech and audio.

A Sigma-Delta ADC (also known as a Delta-Sigma ADC) oversamples the desired signal by a large factor and filters the desired signal band. Generally a smaller number of bits than required are converted using a Flash ADC after the Filter. The resulting signal, along with the error generated by the discrete levels of the Flash, is fed back and subtracted from the input to the filter. This negative feedback has the effect of noise shaping the error due to the Flash so that it does not appear in the desired signal frequencies.

A digital filter (decimation filter) follows the ADC which reduces the sampling rate, filters off unwanted noise signal and increases the resolution of the output. (sigma-delta modulation, also

called delta-sigma modulation)

Signature of the faculty

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION

ENGINEERING

Assignment Answer Sheet

Name of the Student: M.Vel Rajeswari

AU Register Number: 811218419003

	Assignmen	t – 01	Date of Issue:	04.09.2022	Marks	10		
Course code VL5301 Course Title			Analog to digital	11/10/11/10/11/10/11/10/11/11/11				
Year	11	Semester/Section	III/A	Date of Submiss	ion: 08.09.2	022		

Q.No	Questions	CO
1.	Conventional open loop and closed loop sample and hold architecture	C201.1
2.	switched capacitor architecture	C201.1

Mark Allocation

Rubrics	Marks Allocated	Marks obtained
Content Quality	6	4
Presentation Quality	2	7
Timely submission	2	9
Total marks	10	Q .

Name and Signature of the Faculty Incharge

P. SANTHAND DELVI

HOD/ECE

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Register Number:



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

474	Internal Assessm	ient Exam - I	Date/Session	14.10.19/FN M	Marks 6	
Course o	- LLDOVI	Course Title	Analog to digital interfaces		arks 60	
Regulati	on 2017	Duration			2019-2020	
Year	П	Semester		ALCAGEMIC I CAI		
COURSE	E OUTCOMES	Seillester	III Department		M.E(VLSI)	
CO1:		nple and hold circuits				
CO2:	Explain about the S	witched capacitor circuits	rite and .	4-	wiften broom	
CO3:	To be able to design	Digital to Analog data con	nverters based on data	s a precision requirement	S	
CO4:						
CO5:	To know about the	n Analog to Digital data Precision Techniques	converters based o	n data precision requi	irements	
CO6:	To 1 1	sigma-delta analog-to-d				

Q.No.	Question		With Print or
	PART A	CO	BTS
1	Define Sampling switch (Answer all the Questions 9 x 2 = 18 Marks)		
2	Dennie Samping Switch	CO1	K1
3	Differentiate Open loop & closed loop sample and hold architecture What is Miller compensation?	CO1	K4
4	Define multiplexed input architecture.	CO1	K2
5	What is recycling architecture?	COI	K1
6	Define switched capacitor architecture	COI	K2
7	Define switched capacitor amplifiers	COI	K2
8	What is switched capacitor integrator?	CO2	K2
9	What is latched comparators?	CO2	K1
-	Webside Property in 1992 of 1992	CO2	K2
	PART B	ž	4
11a	(Answer all the Questions 2 x 14 = 28 Marks)		
	Explain about the Conventional open loop and closed loop sample and hold architecture	COI	K3
1b			
2a	Explain about the Open loop architecture with miller compensation	COI	КЗ
24	Explain about the switched capacitor architecture.	CO1	K3
2b	OR OR	001	
20	Explain in detail about the Sampling switches	CO1	K3
	PART C	1001	
3a	(Answer all the Questions 1 x 14 = 14 Marks)		PART DANCE
a	Explain in detail about the switched capacitor common mode feedback	CO2	T/2
	OR	002	K3
b	Explain in detail about the switched capacitor integrator	CO2	77.0
		CO2	K3

Course Faculty h 110/19

(Name /Sign / Date)

PSANDAANA SELVI

(D):

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012. Le Shullaneditai

(Name /Sign / Date)



INDRA GANESAN COLLEGE OF ENGINEERING IG VALLEY, MANIDANDAM, TIRUCHIRAPPALLI – 620012 RTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ACADEMIC YEAR 2019 - 2020 (ODD SEMESTER) STUDENTS MARK STATEMENT- CO BASED

INTERNAL ASSESSMENT-I

SUBJECT CODE &TITLE: VL5301 - Analog to digital interfaces

YEAR/SEM: II/III

MONTH & YEAR: OCT 2019

S.NO	REG NO	STUDENT NAME	CO1	CO2	TOTAL (60)	TOTAL (100)
1.	811218419002	Shalini K	35	10	45	77
2.	811218419003	Vel Rajeswari M	30	8	38	77-4

MARKS RANGE:

71-80 8	81-90	91-100
2	0	0
2	2	2 0

Total No. of Candidates Present	2
Total No.of Candidates Absent	0
Total No.of Students Pass	2
Total No. of Students Fail	0
Percentage of Pass	100

Pr. G. Balakrishnan, M.E., Ph.D., **Principal**



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

-	of the second se	IQ	AC Acade	mic A	udit	144	William Co.		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Na	me of Depar	ACADEMIC YF	ear/Sem/Sec	-205		OD		SEMES	TER	
De	tails of Exan	nination: IA Test -1	/ IA Test -2 / L		1	I Tes	n Siu	dents Re	egistered:	2
SK	Course Code	List of Reg.No Verified	Course Log Book Verified (Y / N)	eter ou			No of Failures	Pass %	\$ 1.00 mm	
ŀ	V15301	8112184190	o3 y	У	2	Accounting	diameter (g)	1007	no	
2.	AP5292	81121841900	2 4	У	2			1004	**************************************	•
3.	VL5012	81121841900	3 Y	У	2	-		100%	**************************************	Proproduk
				ornada personal	design of the state of the stat	-	inches per	***************************************		***************************************
	The state of the s		112	***************************************	The state of the s	and the same of th		residente de la composição de la composi		
			Verifi	ad by	***		PROPERTY AND	The course of the page of the course of the	•	
Exte	ernal Member	Name and Signature:	D. Prawa	delication of the substitutions	noor	ste.	ka	тон	2 mB	las
	rnal Member	Name and Signature:	J. Mano	Karla	n 8	r	Jm	4-	- JAha	
	Webberg Webberg		annande na					•		discharge de specialiste de service de servi
********	M.P.h HoDFECE	MeDi	No co-ord	Of th	u.	week figure			Principal	***************************************

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 622 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

Internal Assessment Test Answer Book

Name	K. Shalin	Year/ Semeste	r/Section	15/50		
Batch No.	811218419002	Date/Session	14/10/19-FN	Department		M.F. (VI SI
Course code	VL 630 1	Course Title	Analog +		interle	
Internal Asses	sment Test	IAT1	TAT 2	IAT3	Mode	
s Name and Sig	nature of the Invigil	ator with date	-fmark	<u> </u>		Townson the August of

Part A										
Q. No.	~	Marks	Q. NO.	1	2	1	b	Total Marks		
- 4					Marks		Marks			
1	Ш	2_	11		12			12_		
2		2	12		10			10		
3		1	13		10			10		
4		1	14							
5		2	15							
6	1		16							
7		1		Total		Total	32			
8		2_	_	FIVE O SANTHANASELV						
9		1	45	1	FIVE			27 G W		
10			150)		adom	الما الحالما		
Total	T	13	Gran		atal	n.P.	Name and S	Signature er with date		

		To be fil	led by the	examiner			
Course Outcomes	1	2	3	4	5	6	Total
viorks allotted	40	20				-	60
Marks Obtained	35	10					00
						Name and	Delega