

Accredited by NAAC with 'B+' Grade, 2(f) & 12B Status Institution by UGC

IG Valley, Madurai Main Road, Manikandam, Tiruchirappalli - 620012

NAAC DOCUMENTS

QUALITY INDICATOR FRAME WORK

CRITERION – 1

CURRICULAR ASPECTS

SUBMITTED BY

IQAC

INTERNAL QUALITY ASSURANCE CELL INDRA GANESAN COLLEGE OF ENGINEERING





| Criteria 1 | Curricular Aspects | 100 |
|------------|--------------------|-----|
|------------|--------------------|-----|

1.1 Curricular Planning and Implementation (20)

1.1.1 The Institution ensures effective curriculum planning and delivery through a well-planned and documented process including Academic calendar and conduct of continuous internal Assessment

Table of Content

| S. No | Description |
|-------|----------------------------|
| 1. | Preface of the Course File |
| 2. | Faculty Time Table |
| 3. | Course Plan |
| 4. | Content Beyond Syllabus |
| 5. | Academic Audit Form |
| 6. | Question Paper |
| 7. | Answer Key |
| 8. | Sample Answer Sheet |
| 9. | Co Based Mark Entry |
| 10. | Root Cause Analysis |
| 11. | Retest Question Paper |
| 12. | Retest Co Based Mark Entry |

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

PREFACE OF THE COURSE FILE

Batch

: 2018-2022

Academic Year

: 2019-2020 / ODD

Program

: ELECTRONICS AND COMMUNICATION ENGINEERING

Year & Semester

: 2nd Year / 3rd Semester

Course Code

: EC 8392

Name of the Course

: Digital Electronics

Faculty in-charge

: Mrs.M.Nandhini, AP/ECE

Signature of the Faculty in-charge

M. Bhuvanesuras

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

DIGITAL ELECTRONICS

 \mathbf{C} L 3 3

OBJECTIVES:

- To present the Digital fundamentals, Boolean algebra and its applications in digitalsystems
- To familiarize with the design of various combinational digital circuits using logic gates
- To introduce the analysis and design procedures for synchronous and asynchronoussequential circuits
- To explain the various semiconductor memories and related technology
- To introduce the electronic circuits involved in the making of logic gates

DIGITAL FUNDAMENTALS UNIT I

Number Systems - Decimal, Binary, Octal, Hexadecimal, 1,,s and 2,,s complements, Codes - Binary, BCD, Excess 3, Gray, Alphanumeric codes, Boolean theorems, Logic gates, Universal gates, Sum of products and product of sums, Minterms and Maxterms, Karnaugh map Minimization and Quine-McCluskey method of minimization.

COMBINATIONAL CIRCUIT DESIGN **UNIT II**

Design of Half and Full Adders, Half and Full Subtractors, Binary Parallel Adder - Carry lookahead Adder, BCD Adder, Multiplexer, Demultiplexer, Magnitude Comparator, Decoder, Encoder, Priority Encoder.

SYNCHRONOUS SEQUENTIAL CIRCUITS UNIT III

Flip flops - SR, JK, T, D, Master/Slave FF - operation and excitation tables, Triggering of FF, Analysis and design of clocked sequential circuits - Design - Moore/Mealy models, state minimization, state assignment, circuit implementation - Design of Counters- Ripple Counters, Ring Counters, Shift registers, Universal Shift Register.

ASYNCHRONOUS SEQUENTIAL CIRCUITS UNIT IV

Stable and Unstable states, output specifications, cycles and races, state reduction, race freeassignments, Hazards, Essential Hazards, Pulse mode sequential circuits, Design of Hazard free circuits.

MEMORY DEVICES AND DIGITAL INTEGRATED CIRCUITS **UNIT V**

9

Basic memory structure - ROM -PROM - EPROM - EPROM -EAPROM, RAM - Static and dynamic RAM - Programmable Logic Devices - Programmable Logic Array (PLA) - Programmable Array Logic (PAL) - Field Programmable Gate Arrays (FPGA) - Implementation of combinational logic circuits using PLA, PAL. Digital integrated circuits: Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise margin, logic families and their characteristics-RTL, TTL, ECL, CMOS

TOTAL: 45 PERIODS

OUTCOMES:

At the end of the course:

- Use digital electronics in the present contemporary world
- Design various combinational digital circuits using logic gates
- Do the analysis and design procedures for synchronous and asynchronous sequential circuits
- Use the semiconductor memories and related technology
- Use electronic circuits involved in the design of logic gates

TEXT BOOK:

M. Morris Mano and Michael D. Ciletti, "Digital Design", 5th Edition, Pearson, 2014. .1.

REFERENCES:

- Charles H.Roth. "Fundamentals of Logie Design", 6th Edition, Thomson Learning, 2013.
- Thomas L. Floyd, "Digital Fundamentals", 10th Edition, Pearson Education Inc, 2011 2,
- S.Salivahanan and S.Arivazhagan"Digital Electronics", 1st Edition, Vikas Publishing House pvt Ltd, 2012.

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road

Manikandam, Trichy-620 012.

- Anil K.Maini "Digital Electronics", Wiley, 2014. 4.
- A.Anand Kumar "Fundamentals of Digital Circuits", 4th Edition, PHI Learning PrivateLimited, 2016. 5.
- Soumitra Kumar Mandal " Digital Electronics", McGraw Hill Education Private Limited, 6.

Dr. G. Balakrishnan, M.E., Ph.D., Principal Indra Ganesan College of Engineering

IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Faculty Time Table

| | | | M | rs.M.Nand | lhini | | | , | |
|--|-------------------------------|------------------|--|--|--|--|--|-------------------------------------|--|
| Day Order | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | |
| -1 | seeds and seeds | | | age na a little thing he design in the same and of the same and the sa | | | and the state of t | | |
| II | Adaptive St | | EC8392 | againg a second and the second and t | ar white and the second | | The second secon | | |
| III | | EC8392 | | ingel manada erib yan, manada kalalayaan Ali Balalayaan ya kungaya a sa masa a j | | | | EC8392 | |
| IV | | | EC8392 | and the first term that the same that the same term to be same to | The state of the s | | | EC8394 | |
| V | agegyer k fazer (\$400) ander | | | m a shift and annual to the same and the sam | EC8392 | and the state of t | , geometricipade i cistori |) ₂ (0,0) y y 64.64 y ** | |
| net of produced to the contract of the contrac | | yang undanyahari | | made state | ang di symmythis y giri administrativa i sandrindo. V | | and the second s | Lange | |
| S.Code | A ASSESSMENT OF THE BOOK | T | itle | | Year / Br | anch | Hours | | |
| EC8392 | Digital | Electronics | udd germaningelegellerum, efenner s. ge Edgenhöffste m. "eing de seidt | g gramman ang at gamanda. Pangananah (Ariping Makha) manah | II/EC | E | | 5 | |

(D.:-

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Lecture Schedule

Degree/Program: B.E / ECE Duration: July 2019 - Nov 2019

Course code &Name: EC8392-DIGITAL ELECTRONICS Semester: III Section: A Faculty: Mrs.M, Nandhini

AIM:

To teach the students about the analysis and design of digital system

OBJECTIVES:

To impart knowledge on

- To present the Digital fundamentals, Boolean algebra and its applications in digitalsystems (i)
- To familiarize with the design of various combinational digital circuits using logic gates (ii)
- To introduce the analysis and design procedures for synchronous and asynchronoussequential (iii)
- To explain the various semiconductor memories and related technology (iv)
- To introduce the electronic circuits involved in the making of logic gates (v)

PREREQUISITES:

COURSE OUTCOMES:

After the course, the student should be able to:

| After the | course, the student should be able to: Course Outcomes | POs | PSO: |
|-----------|--|--------------|------|
| CO | · processor and the second sec | 1,2,3,4,5,12 | 3 |
| C205.1 | Use digital electronics in the present contemporary world | | |
| C205.2 | Design various combinational digital circuits using logic gates | 1,2,3,4,5,12 | 2 |
| 0200.2 | | 1,2,3,4,5,12 | 1 |
| C205.3 | Do the analysis and design procedures for synchronous and asynchronous sequential circuits | ,,.,,,,, | |
| | 1 - Jacked technology | 1,2,3,4,5,12 | 2 |
| C205.4 | Use the semiconductor memories and related technology | | 1 |
| | in the decim of logic gates | 1,2,3,4,5,12 | 3 |
| C205.5 | Use electronic circuits involved in the design of logic gates | | |

| S.No | Date | Period | Topics to be Covered | Book & Page. No. |
|------|----------|----------|---|------------------|
| | | | Tar | get periods :9 |
| UNIT | -I - DIG | ITAL FUN | NDAMENTALS Number Systems, Decimal, Binary, Octal, Hexadecimal, 1_s and 2_s | T1,R3 |
| 1 | 02/07/19 | 3 | Number Systems, Decimal, Binary, Octal, Hexadoonida, 12 complements | |
| 2 | 03/07/19 | 2 | Codes - Binary, BCD, Excess 3, Gray, Alphanumeric codes | T1 |
| 2 | | <u></u> | | T1 |
| 3 | 04/07/19 | 3 | Boolean theorems, Logic gates, Universal gates | T1,R3 |
| 4 | 05/07/19 | 5 | Problems | T1 |
| 5 | 09/07/19 | 3 | Sum of products and product of sums | |
| 6 | 10/07/19 | 2 | Problems | T1,R3 |

Dr. G. Balakrishnan, M.E., Ph.D., Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

| 7 | 11/07/19 | 3 | Minterms and Maxterms, Karnaugh map | T1 |
|------------------|------------|-------|--|----------------|
| | 11/07/19 | 8 | Minimization and Quine-McCluskey method of minimization | T1 |
| 8 | | | PHHIMALION | T1,R3 |
| 9 | 12/07/19 | 5 | Problems | |
| INIT | II - COMB | INATI | UNAL CIRCUIT DESIGN | eriods :9 |
| 10 | 18/07/19 | 3 | Design of Half and Full Adders | T1 |
| 11 | 19/07/19 | 5 | Half and Full Subtractors | T1 |
| 12 | 23/07/19 | 3 | Binary Parallel Adder | TI |
| 13 | 24/07/19 | 2 | Carry look ahead Adder | T1 |
| 14 | 25/07/19 | 3 | BCD Adder | $\frac{1}{T1}$ |
| 15 | 25/07/19 | 8 | Multiplexer, Demultiplexer | T1 |
| 16 | 26/07/19 | 5 | Magnitude Comparator | T1 |
| 17 | 30/07/19 | 3 | Decoder, Encoder, Priority Encoder. | T1, R3 |
| 18 | 31/07/19 | 2 | Problems Target I | eriods :9 |
| INIT | III - SYNC | HRON | | Tl |
| 19 | 06/08/19 | 3 | Elin floor CD IK T I) Master/Slave FF - Operation and excitation table | Tl |
| 20 | 07/08/19 | 2 | Triggering of FF, Analysis and design of clocked sequential circuits | |
| 21 | 08/08/19 | 3 | Design - Moore/Mealy models, state minimization, state assignment, circuit implementation | T1 T1 |
| 22 | 09/08/19 | 5 | Design - Moore/Mealy models-Contd | T1 |
| 23 | 13/08/19 | 3 | Design of Counters- Ripple Counters | T1, R3 |
| 24 | 14/08/19 | 2 | Problems | T1 |
| 25 | 16/08/19 | 3 | Ring Counters, Shift registers | T1 |
| 26 | 16/08/19 | 8 | Universal Shift Register | T1, R3 |
| 27 | 20/08/10 | 3 | Problems | |
| UNIT | TV - ASY | VCHRO | ONOUS SEQUENTIAL CIRCUITS Target I | Periods :9 |
| 28 | 29/08/19 | 3 | Stable and Unstable states | TI |
| 29 | 30/08/19 | 5 | output specifications, cycles and races, state reduction | TI |
| 30 | 03/09/19 | 3 | Race free assignments, Hazards, Essential Hazards | T1, R3 |
| 31 | 04/09/19 | 2 | Problems | |
| 32 | 05/09/19 | 3 | Pulse mode sequential circuits | TI |
| | 06/09/19 | 5 | Problems | T1, R3 |
| 33 | 10/09/19 | 3 | Problems | T1, R3 |
| 34 | 11/09/19 | 3 | Design of Hazard free circuits. | TI |
| 35 36 | 100110 | 0 | Decklams | T1, R3 |
| ייותוז רעותוז | P X7 MOFMO | RYDE | PARCES AND DICITAL INTEGRATED CIRCUITS Target | Periods:9 |
| 37 | | 3 | RAM, Static and dynamic RAM | TI |
| 38 | 17/09/19 | 2 | Programmable Logic Devices - Programmable Logic Array (PLA) - Programmable Array Logic (PAL) | T1 |
| 39 | 18/09/19 | 3 | Field Programmable Gate Arrays (FPGA) - Implementation of combinational logic circuits using PLA, PAL | TI |
| 40 | | 5 | Problems | TI |
| 40 | 20/09/19 | 2 | Digital integrated circuits: Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise margin, logic families and their characteristics-RTL | T 1 |

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 12.

| | | Property Schoolskeyer Willydd ann. | Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise | TI |
|----|----------|------------------------------------|--|------------|
| 42 | 25/09/19 | 8 | Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise | TI |
| 43 | 25/09/19 | 3 | Logic levels, propagation delay, power dissipation, logic families and their characteristics-ECL Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise Logic levels, propagation delay, power dissipation, fan-out and fan- in, noise | TI |
| 44 | 26/09/19 | 8 | Logic levels, propagation delay, power dissipation, talk margin, logic families and their characteristics-CMO | T1, R3 |
| 45 | 27/09/19 | 5 | Problems Content Beyond the Syllabus | Material |
| | | | Advanced Field Programmable Gate Array | 1470001100 |
| 46 | 01/10/19 | 3 | Advanced Tradition | |

Book Reference - Text Books

| Reference - Text Books | | P. Islighor | Year |
|------------------------|---|--|---|
| Title of the Book | Author | Publisher | |
| Digital Design | M. Morris Mano and Michael D. Ciletti | 5th Edition ,Pearson | 2014 |
| | Title of the Book | Title of the Book M. Morris Mano and Michael D. | Title of the Book Author Publisher M. Morris Mano and Michael D. 5th Edition Pearson |

Book Reference- References

| look | Reference- References | | Publisher | Year |
|-------------|------------------------------|------------------------------------|--|------|
| SI | Title of the Book | Author | Publisher | |
|) 1, | Fundamentals of Logic Design | Charles H.Roth | 6th Edition, Thomson Learning | 2013 |
| 2. | Digital Fundamentals | Thomas L. Floyd | 10th Edition, Pearson Education | 2011 |
| 3. | Digital Electronics | S.Salivahanan and S.Arivazhagan | Ist Edition, Vikas Publishing House pvt Ltd, | 2012 |

Website References:

1.https://onlinecours in/noc22_ee55

Signature of the Faculty in-charge

Dr. G. Balakrishnan, Males

Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Identification of Curricular Gap & Content Beyond Syllabus(CBS)

Name of the Faculty : Mrs.M. Nandhini

Course Code & Name: EC8392-Digital Electronics

Degree & Program:B.E. /ECE

Semester & Section: III / A

Academic Year: 2019 -2020 /ODD

I. Mapping of Course Outcomes with POs & PSOs.(before CBS)

Table.1 Mapping of COs, C, PSOs with POs - before CBS.

| | graphic and the state of the st | | | | | | | | POO | PO10 | PO11 | PO12 | PSO1 | PSO2 | PSO3 |
|--------|--|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|
| CO | PO1 | PO2 | PO3 | PO4 | PUS | PUO | FO/ | 100 | 102 | 1010 | 1011 | 2 | _ | 2 | 2 |
| C205.1 | 3 | 3 | 3 | 2 | - | 2 | - | - | - | - | 2 | ٠ | 2 | J | |
| | 2 | 2 | 2 | 2 | | 2 | | _ | - | _ | 2 | 1 | 2 | 3 | 2 |
| C205.2 | 3 | 3 | | 4 | | 2 | | | | _ | 2 | 2 | 2. | 3 | 2 |
| C205.3 | 3 | 3 | 3 | 2 | - | 2 | - | - | | | | 2 | 2 | 3 | 2 |
| C205.4 | 3 | 3 | 3 | 2 | - | 2 | - | | - | | 2 | | 4 | 2 | 2 |
| C205.5 | 2 | 3 | 3 | 2 | | 2. | - | - | - | | 2 | 2 | 2 | _ 3 | |
| | 3 | | | | - | 3 | | | _ | | 2 | 2 | 2 | 3 | 2 |
| C205.6 | 3 | 3 | . 3 | | | | | ļ | | | 2 | 2 | 2 | 3 | 2 |
| C205 | 3 | 3 | 3 | 2 | - | 2 | | - | *** | | | | | 4 | |

II. Identification of content beyond syllabus.

Table.2 Identification of content beyond syllabus

| Table.2 Identification of c | ontent devond synabus | |
|---|------------------------------------|----------|
| Details of Content Beyond Syllabus(CBS) added | POs strengthened/ yacant filled | CO/Unit |
| Advanced Field Programmable Gate Array | PO5 vacant filled | C205.6/V |

III. Mapping of Course Outcomes with POs & PSOs. (After CBS)

Table.3 Mapping of COs. C. PSOs with POs- after CBS.

| | | | Tahl | e 3 M | annin: | e of C | Us. C. | PSUS | with P | Os- all | er CDS. | | | - |
|-----|----------------------|--|--|-------|---|--|---|---|---|--|--|--|--|--|
| PO1 | PO2 | PO3 | | PO5 | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | PO12 | PSO1 | PSO2 | PSO3 |
| | 2 | 2 | 2 | | 2 | | _ | | - | 2 | 3 | 2 | 3 | 2 |
| 3 | 3 | 3 | | | - | | | | .marrametere | 2 | 1 | 2 | 3 | 2 |
| 3 | 3 | 3 | 2 | - | 2 | - | - | - | | | ^ | 2 | 3 | 2 |
| 3 | 3 | 3 | 2 | - | 2 | - | - | - | - | 2 | | | 2 | 2 |
| - 2 | 3 | 3 | 2 | - | 2 | - | - | - | | 2 | 2 | 2 | 3 | 2 |
|) | 2 | 7 | 2 | *? | 2 | | | | - | 2 | 2 | 2 | 3 | 2 |
| 3 | 3 | 3 | 2 | - 2 | 2 | | | | | 3 | 2 | 2 | 3 | 2. |
| 3 | 3 | 3 | 2 | - | 2 | - | - | _ | - | 4 | | | 2 | 2 |
| 3 | 3 | 3 | 2 | 10 | 2 | - | 0 | - | | 2 | 2 | 2 | 3 | |
| | PO1 3 3 3 3 3 3 3 3 | PO1 PO2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 | PO1 PO2 PO3 3 | | PO1 PO2 PO3 PO4 PO5 3 3 2 - 3 3 2 - 3 3 2 - 3 3 2 - 3 3 2 *2 3 3 2 *2 3 3 2 - | PO1 PO2 PO3 PO4 PO5 PO6 3 3 3 2 - 2 3 3 3 2 - 2 3 3 3 2 - 2 3 3 3 2 - 2 3 3 3 2 *2 2 3 3 3 2 - 2 3 3 3 2 - 2 | PO1 PO2 PO3 PO4 PO5 PO6 PO7 3 3 3 2 - 2 - 3 3 3 2 - 2 - 3 3 3 2 - 2 - 3 3 3 2 - 2 - 3 3 3 2 - 2 - 3 3 3 2 - 2 - 3 3 3 2 - 2 - | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 3 3 3 2 - 2 - | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 3 3 3 2 - 2 - | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 3 3 3 2 - 2 - | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 3 3 3 2 - 2 - - - 2 3 3 3 2 - 2 - - - 2 3 3 3 2 - 2 - - - 2 3 3 3 2 - 2 - - - 2 3 3 3 2 - 2 - - - 2 3 3 3 2 - 2 - - - - 2 3 3 3 2 - 2 - - - - 2 3 3 3 2 - 2 - - - - - - 2 3 <td>PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 3 3 3 2 - 2 - - - 2 3 3 3 3 2 - 2 - - - 2 1 3 3 3 2 - 2 - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - - 2 2 3 3 3 2</td> <td>3 3 3 2 - 2 - - - - 2 3 2 3 3 3 2 - 2 - - - 2 1 2 3 3 3 2 - 2 - - - 2 2 2 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 2 *2 2 - - - - 2 2 2 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - -<!--</td--><td>PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PS01 PS02 3 3 3 2 - 2 - - - - 2 3 2 3 3 3 3 2 - 2 - - - - 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 </td></td> | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 3 3 3 2 - 2 - - - 2 3 3 3 3 2 - 2 - - - 2 1 3 3 3 2 - 2 - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - 2 2 3 3 3 2 - 2 - - - - - 2 2 3 3 3 2 | 3 3 3 2 - 2 - - - - 2 3 2 3 3 3 2 - 2 - - - 2 1 2 3 3 3 2 - 2 - - - 2 2 2 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 2 *2 2 - - - - 2 2 2 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 2 - 2 - - - </td <td>PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PS01 PS02 3 3 3 2 - 2 - - - - 2 3 2 3 3 3 3 2 - 2 - - - - 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 </td> | PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PS01 PS02 3 3 3 2 - 2 - - - - 2 3 2 3 3 3 3 2 - 2 - - - - 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 3 3 3 2 - 2 - - - - - 2 2 2 3 |

Signature of the Faculty

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

M. Bhus roomse.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Proof of Curricular Gap & Content Beyond Syllabus(CBS)


Name of the Faculty : Mrs.M. Nandhini


Course Code & Name: EC8392- Digital Electronics

Degree & Program:B.E. /ECE

Semester & Section: III / A

Academic Year: 2019 -2020/ODD





Signature of the Faculty


Dr. G. Balakrishnan, M.E., Ph.D.,
Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012. M. Bheware Duce:

Field Programmable Gate Array

What is an FPGA?

FPGA is a term formed by combining the first letters of the word Field-Programmable Gate Array. The reason for using the term "field programming" is that the function of the FPGA integrated circuit (IC) is not programmed at factory output and is an IC that can be changed while in the field. The function mentioned here is a task created with the hardware architecture of IC. It has grown very rapidly since the FPGA term was introduced. While growing at a high rate in terms of capacity and performance, the decrease in cost per unit operation has made FPGAs remarkable (Unlersen, 2015). In Figure 1, an FPGA IC is presented.



An FPGA IC belongs Xilinx Company

Although Xilinx presented the first hardware that can be called FPGA in 1984, the term FPGA became popular in 1988 with the company Actel. The non-recurring engineering cost required for application-specific integrated circuit (ASIC) fabrication does not exist in FPGAs. But, this situation made FPGAs advantageous only in the use of a low number of units. In this process, ASICs were more popular because they were very low cost compared to FPGAs in high production. However, according to Moore's law, the prediction that the number of units that FPGA will be advantageous will increase in the future has prevented the interest in FPGAs from decreasing. Today, performance, I/O capacity, power consumption, time to market and other capabilities are more important than device cost in FPGA-ASIC comparison (FPGA Designs with VHDL Documentation,

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

n.d.; Trimberger, 2015; What Is an FPGA? Field Programmable Gate Array, n.d.). Some of the application areas of FPGAs can be listed as follows (Rajewski, 2017):

- · Aerospace
- Defense
- Automotive
- · High Performance Computing and Data Storage
- Data Center
- · Industrial
- ASIC Prototyping
- Broadcast
- Video and Image Processing
- · Wired and Wireless Communications
- Medical Imaging
- Security

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road

IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

In the design of an embedded system, the question of which platform should be designed first comes to mind. Because for the designer, there are many different hardware such as microcontrollers. ASIC, microcomputer, FPGA. Actually, FPGA is not a one-to-one alternative to other microprocessor-built platforms. On an FPGA, a hardware to perform the required operation can be designed. However, in systems created with a microprocessor, commands that will perform a desired operation are executed on a fixed hardware. Additionally, it is also possible to design a microprocessor with an FPGA.

The designer's choice of FPGA among these alternatives depends on the needs of the system to be designed rather than a matter of whim. For example, in a hardware where the algorithm to be used will change frequently and operations such as multiplication and division with complex numbers will be made frequently, using a DSP produced for this purpose may be more logical than using an FPGA. Because it will be very simple and flexible to make calculations on this DSP using a high-level language such as C. In a platform that should be cheap rather than high performance, choosing a microcontroller can be a fast, simple and satisfying solution. However, if the process requires high performance and speed, then FPGA will be more suitable for this type of applications

FPGAs are semi-ready silicon devices that can be electrically programmed to be part of a digital circuit or system. Its structure can be defined in three main parts: programmable logic blocks, input and output blocks surrounding this block array, and interconnections (Chu, 2008; Gunes & Ors, n.d.).

The basic FPGA structure consists of thousands of basic elements called Configurable Logic Blocks (CLB). These basic structures can be called Logic Blocks (LB), Logic Elements (LE) or Logic Cells (LC) according to the manufacturer (Gunes & Ors, n.d.). CLBs are formed by combining a set of logic elements such as a LookUp Table (LUT) and flip flops (FF). The hardware architecture of the FPGA consists of the data stored in these LUTs. The working principle of a 4-input LUT is illustrated in Figure 2.




Figure 2. A 4-Input LUT Structure

The values specified here, as Data are the data loaded during FPGA programming. According to this loaded data, the value applied to the inputs is selected and transferred to the output. Thus, this LUT fulfills its special mission.

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Assignment Question Paper

| | Assignment – | 01 | Date of Issue: | 12.07.2019 | Marks | 10 |
|--------------------|--------------|------------------|---------------------|---------------------|---------|-----|
| Course code EC8392 | | Course Title | Digital Electronics | | WALLES | 10 |
| Year | | Semester/Section | III/A | Date of Submission: | 19.07.2 | 019 |

| Q.No | Questions | CO |
|------|--|--------|
| 1 | Reduce A(A+B) | C205.1 |
| 2 | Prove that ABC+ABC'+AB'C+A'BC=AB+AC+BC | C205.1 |
| 3 | Simplify the following switching function using karnaugh map, | C205.1 |
| 4 | $F(A,B,C,D) = \sum (0.5,7,8,9,10,11,14,15) + \Phi (1.4,13)$ Simplify the Poolson 6 and 1 | |
| | Simplify the Boolean function using K-map and tabular methods. Compare the methods. F (A, B, C, D) = $\sum m(4,5,6,7,8) d$ (A, B, C, D) = $\sum m(11,12,13,14,15)$. | C205.1 |

M. Nandhing Trade

Name and Signature of the Faculty Incharge

H. Bhuraneswar HOD/ECE

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Assignment Answer Sheet

Name of the Student: Akila K

AU Register Number: 811218106002

| Contract 1700 to State State of State State of State S | Assignmen | t - 01 | Date of Issue: | 10.07.2019 | N | |
|--|-----------|------------------|---------------------|---------------------|---------|-----|
| Course code | EC8392 | Course Title | Digital Electronics | | Marks | 10 |
| Year | II | Semester/Section | TTT | Date of Submission: | 15.07.2 | 019 |

| Q.No | Questions | CO |
|------|--|--------|
| 1 | Reduce A(A+B) | |
| ···· | | C205.1 |
| 2 | Prove that ABC+ABC'+AB'C+A'BC=AB+AC+BC | C205.1 |
| 3 | Simplify the following switching function using karnaugh map, | C205.1 |
| | $F(A,B,C,D) = \sum (0,5,7,8,9,10,11,14,15) + \Phi (1,4,13)$ | |
| 4 | Simplify the Boolean function using K-map and tabular methods. Compare the methods. F (A, B, C, D) = $\sum m(4,5,6,7,8) d$ (A, B, C, D) = $\sum m(11,12,13,14,15)$. | C205.1 |

Mark Allocation

| Marks Allocated | Marks obtained |
|-----------------|------------------------------|
| 6 | 5 |
| 2 | |
| 2 | 2 |
| 10 | |
| | Marks Allocated 6 2 2 10 |

M. Nardlin & Tmard Name and Signature of the Faculty Incharge M. Bhunaneswab_ HOD/ECE

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Read
Manikandam, Trichy-620 012.

| Register Number: | | | | | | |
|------------------|--|--|--|--|--|--|
|------------------|--|--|--|--|--|--|



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

| | Internal Assessm | ent Exam - II | Date/Session | 03.08.2019/FN | Marks | 50 |
|----------|-------------------------|---|--|--|---------------------------------------|----------------|
| Course o | code EC8392 | Course Title | Digital Electron | nics | | |
| Regulati | on 2017 | Duration | 90 minutes | Academic Yea | ar 2019 | -2020 |
| Year | II | Semester | m | Department | ECE | 1 |
| COURS | E OUTCOMES | TOTAL STEEL | deconfinence is a state source or or por transport | | | |
| CO1: | Use digital electronics | in the present contemporary | world | The state of the s | · · · · · · · · · · · · · · · · · · · | |
| CO2: | Design various combin | ational digital circuits using | g logic gates | | | |
| CO3: | | esign procedures for synch | | nous sequential circu | its | |
| CO4: | Use the semiconductor | memories and related techn | ology | преверования при в | | |
| CO5: | Use electronic circuits | involved in the design of lo | gic gates | | | |
| CO6; | | gic gates with different tech | | | | *PirpirPpalde. |

| Q.No. | Question | СО | BTS |
|-------|--|-----|------------------------------|
| | PART A (Answer all the Questions 10 x 2 = 20 Marks) | | |
| 1 | Suggest a solution to overcome the limitation on the speed of an adder. | CO2 | K1 |
| 2 | Write an expression for borrow and difference in a full subtractor circuit. | CO2 | K1 |
| 3 | Design a single bit magnitude comparator to compare two words A and B | CO2 | K2 |
| 4 | What is an encoder? | CO2 | KI |
| 5 | List few applications of multiplexer. | CO2 | Kı |
| 6 | Design a half subtractor using basic gates. | CO2 | K2 |
| 7 | Draw the logic diagram of a 4 line to 1 line multiplexer | CO2 | K2 |
| 8 | What is priority Encoder? | CO2 | KI |
| 9 | Write down the difference between demultiplexer and decoder. | CO2 | K1 |
| 10 | Give examples for combinational circuit. | CO2 | K1 |
| | PART B 2 (Answer all the Questions 2 x 10 = 20 Marks) | | addisharmonto revisa request |
| lla | Design a 2-bit magnitude comparator and explain its operation in detail | CO2 | K2 |
| | OR | | - |
| 11b | Design a carry look ahead adder with necessary diagrams | CO2 | K2 |
| 12a | Draw the diagram and explain 1 to 16 Demultiplexer circuit | CO2 | K2 |
| | OR | | |
| 12b | Implement the function $F(A,B,C,D) = \sum_{i=0}^{\infty} m(0,1,4,7,6,9)$ using a 8:1 Multiplexer | CO2 | K2 |
| | PART C (Answer all the Questions $1 \times 10 = 10$ Marks) | | |
| 13a | Explain how a full adder can be built using two half adders? | CO2 | K2 |
| | OR | | |
| 13b | Design 7 Segment Display Decoder Circuit? | CO2 | K2 |

Course Faculty

(Name /Sign / Date)
(M · NANDHIN)

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012. M. Phuranerwor

(Name /Sign / Date)

| Danieta M. | 1 | |
|------------------|---|---------|
| Register Number: | | |

CO2

KI



INDRA GANESAN COLLEGE OF ENGINEERING

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

| | | rnal Assessm | ent Exam - II -Key Note | Date/Session | 03.08.2019/AN | Marks | 50 | |
|----------|-----------|------------------|--------------------------------|----------------------|--|--|------------------|--|
| Course | code E | C8392 | Course Title | Digital Electron | market and the second | 11 244 2 2323 | | |
| Regulati | on 2 | 017 | Duration | 90 minutes | Academic Yea | 20 | 10 2020 | |
| Year | U | • | Semester | III | Department | | 2019-2020 ECE | |
| COURS | E OUTCOM | ES | | | Debar milent | 120 | -E | |
| CO1; | Use digi | tal electronics | in the present contemporary | world | | | | |
| CO2: | | | ational digital circuits using | | the state of the s | | | |
| CO3: | Do the a | nalvsis and de | esign procedures for synch | ronous and sometime | The state of the s | | min . | |
| CO4: | Use the s | emiconductor | memories and related technic | stones and asynchron | ious sequential circui | its | | |
| CO5: | Use elect | ronic circuits i | nvolved in the design of log | ic nates | | The second section of the sect | | |
| CO6: | Decion a | nd analyza I or | gic gates with different techn | io gates | | | | |

| No. | Question | СО | BT |
|---------------------------------------|--|--|---------------------------|
| | PART A | CO | DI |
| ī | (Answer all the Questions 10 x 2 = 20 Marks) | | |
| | Suggest a solution to overcome the limitation on the speed of an adder. | CO2 | K1 |
| | It is possible to increase speed of adder by eliminating inter-stage carry delay. This method utilizes logic gates to look at the lower-order bits of the augend and addend tosee if a higher-order carry is to be generated. | The state of the s | |
| 2 | Write an expression for borrow and difference in a full subtractor circuit. | CO2 | K! |
| e e e e e e e e e e e e e e e e e e e | Difference = $A'B+AB'=A\oplus B$ Borrow = $A'B$ | Market and the control of the contro | - Additional and a second |
| } | Design a single bit magnitude comparator to compare two words A and B. | CO2 | K2 |
| | AO ———————————————————————————————————— | | |
| - | Al | | |
| 4 | A2 | | |
| - | A3 | | |
| - | no | | |
| | | | |
| regional | laprite Octivits: A. B. Ya. N. Ya. s. Ya. s. W. E. B. B. | e de de construente de la construente del la construente del la construente de la co | İ |
| | | | ļ |
| | Dr. G. Balakri | Shnan | A.D. D |
| | Index . Pri | ncipal | T.E., P |
| | The state of the s | 11 | ginee |
| | IG Valley, Mad Manikandam | urai Main | Road |
| | Manikandam, | richy-628 | 012. |
| W | hat is an encoder? | COI | KI |
| and the second | An encoder has 2" input lines and n output lines. In encoder the output lines generatethe binary code corresponding to the input value. | | Ki |

| List few apr | plications of multiplexer. | | | retimentilismes is oversomes as the |
|--|--|--|--|--|
| 0 0 0 0 0 | Data Selector. Implement combination Time multiplexing system Frequency multiplexing D/A and A/D converter Data acquisition system | ems g systems. | | |
| 6 Design a hal | f subtractor using basic gate | | CO2 | K2 |
| | A B | DIFF | | 4119 |
| Diffe | rence=A'B+AB'=A⊕B | | han photographic desirable | |
| Borro | ow=A'B | | Appendix or a second se | To a series of the series of t |
| | c diagram of a 4 line to 1 lin | ne multiplexer• | CO2 | K 2 |
| Di D | Francisco 2 | Dr. G. Balakrishna Principal Indra Ganesan College IG Valley, Madurai Manikandam, Trich | of Enginee Main Road y-620 012. | ring |
| A priority encode or more inputs are precedence. | er is an encoder circuit that inc | ludes the priority function. In priority encoder, if 2 the input having the highest priority will take | CO2 | K1 |
| Write down the | e difference between demu | ltiplexer and decoder. | CO2 | KI |
| Definition | Demultiplexer 1 data input2^n outputs | Decoder It has n inputs2^n outputs It has n control inputs | *************************************** | |
| Characteristic | Connects the data input tothe data output | Selects one of the 2 ⁿ outputs by decoding the binary value on the basis ofn inputs | | disereospisialismispējajamas retilaudu, magaji uzv |
| Reverse of | Multiplexer | Encoder | | |

| | | | T |
|------|---|----------|-------|
| 10 | Give examples for combinational circuit i. Adders ii. Subtractors iii. Multiplexers iv. Demultiplexers v. Encoders | CO2 | KI |
| | vi. Decoders | | |
| | PART B 2 (Answer all the Questions 2 x 10 = 20 Marks) | 44 | |
| 1 la | Design a 2-bit magnitude comparator and explain its operation in detail | CO2 | K2 |
| | OR | <u> </u> | i |
| 116 | Design a carry look ahead adder with necessary diagrams | CO2 | K2 |
| 12a | Draw the diagram and explain 1 to 16 Demultiplexer circuit | CO2 | K2 |
| | OR | W.S. | |
| 12b | Implement the function $F(A,B,C,D) = \sum m(0,1,4,7,6,9)$ using a 8:1 Multiplexer | CO2 | K2 |
| , | PART C (Answer all the Questions 1 x 10 = 10 Marks) | | |
| 13a | Explain how a full adder can be built using two half adders? | CO2 | K2 |
| | OR | 002 | 1.764 |
| 13b | Design 7 Segment Display Decoder Circuit? | CO2 | K2 |

Course Faculty

(Name/Sign/Date)
(M.NRODH(N))

Dr. G. Balakrishnan, M.E., Ph.D.,

Principal

Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012.

(Name /Sign / Date)



INDRA GANESAN COLLEGE OF ENGINEERING IG VALLEY, MANIDANDAM, TIRUCHIRAPPALLI – 620 012 ARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ACADEMIC YEAR 2019 – 2020 (ODD SEMESTER)

STUDENTS MARK STATEMENT- CO BASED

CYCLE TEST II

SUBJECT CODE &TITLE: EC8392 & Digital Electronics

YEAR/SEM: II/III

MONTH & YEAR: JULY & 2019

| S.NO | 100110 | | CO2 | Retest CO2 | TOTAL (50) | TOTAL (100 |
|------|--|---|-----|---|------------|---------------|
| 1. | 8112181060 | | 39 | Same and the same | 39 | 78 |
| 2. | 81121810600 | 02 Akila K | 39 | | 39 | 78 |
| 3. | 81121810600 | Annie Shalom S | 31 | | 31 | 62 |
| 4. | 81121810600 | 4 Arthi M | 39 | | 39 | 78 |
| 5. | 81121810600 | 5 Azhagu Meena M | 35 | | 35 | 70 |
| 6. | 811218106000 | Devi K | 15 | 30 | 15 | open delanage |
| 7. | 811218106007 | Dhanalakshmi S | 35 | | | 30 |
| 8. | 811218106008 | Hari Krishnan S | 17 | 32 | 35 | 70 |
| 9. | 811218106009 | | | 32 | 17 | 34 |
| 10. | 811218106010 | | 31 | No. | 31 | 62 |
| | | | 33 | | 33 | 66 |
| 11. | 811218106011 | Jenifer S | 30 | | 30 | 60 |
| 12. | 811218106012 | Kesavamurthi M | 31 | | 31 | 62 |
| 13. | 811218106013 | Kiruthika S | 39 | | 39 | 78 |
| 14. | 811218106015 | Maria Francis D | 38 | | 38 | 76 |
| 15. | 811218106016 | Ragavi A | 41 | | 41 | 82 |
| 6. | 811218106017 | Ruthramoorthy M | 32 | | 32 | |
| 7. | 811218106018 | Sabarinathan K | 31 | Sharephiliness haming histories | 31 | 64 |
| | The state of the s | 14 to - 49-49-14-14-14-14-14-14-14-14-14-14-14-14-14- | | | . 10 | 62 |

Dr. G. Balakrishnan,

Principal

Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

| 18. | 811218106019 | Sarmila M | 41 | T | 41 | |
|---|--|---|--|---|--|----|
| | | | | and | 41 | 82 |
| 19. | 811218106020 | Sumathi S | 20 | 21 | | |
| | | | 20 | 31 | 20 | 40 |
| 20. | 811218106021 | Thivya Priya R | | | and reproducts because a set and an experience | |
| 20. | | Imvya i iiya i | 30 | | 30 | 60 |
| deliconstanting deliconstanting and delicated | Accessing the contraction of the second contraction of the contraction | publication and the second of | and the second s | | | 00 |

MARKS RANGE:

| <20 | 20-30 | 31-40 | 41-50 | 51-60 | 61 70 | 71.00 | 04.00 | |
|-----|-------|-------|-------|-------|-------|-------|-------|--------|
| | | | | 51-00 | 01-/0 | /1-80 | 81-90 | 91-100 |
| | 1 | 2 | - | A | | - | | |
| | | - 4 | J | 2 | 8 | 5 | 2 | |

| Total No. of Candidates Present | 20 |
|---------------------------------|-----|
| Total No.of Candidates Absent | NIL |
| Total No.of Students Pass | 17 |
| Total No. of Students Fail | 03 |
| Percentage of Pass | 85 |

STAFF INCHARGE

M. Bhurarows i Hodrece

PRINCIPAL

Dr. G. Balakrishnan, M.E., Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road
Manikandam, Trichy-620 012.

IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 622 012, India (Approved by AICTE, New Delhi and affiliated to Anna University, Chennai)

Internal Assessment Test Answer Book

| Name | M. Sas | mila | | Year/ Semester/Section | II/III/A | | | |
|-----------------|------------------------------------|----------------|-------------|------------------------|----------|--|--|--|
| Batch No. | atch No. 811218106019 Date/Session | | 03/08/19/AN | Department | ECE | | | |
| Course code | | | | Disital Electronics | | | | |
| Internal Assess | Internal Assessment Test IAT 1 | | | IAT 3 Mo | | | | |
| Name and Sign | nature of the Invigi | ator with date | K. KUMAR | | | | | |

| Part A | | | Part B / Part C | | | | | | |
|---------|----------|---------|-----------------|--------|-----------------|--|-------------------------------------|--|--|
| Q. No. | V | Marks | Q. NO. | 1 | a | 1 | b | Total Marks | |
| Q. 110. | | IVIALES | Q. NO. | | Marks | | Marks | | |
| 1 | | 2_ | 11 | | 4- | | 4 | 8 | |
| 2 | | 2 | 12 | | 9 | | - a mine Angeli (14) - ta' y 1994 o | 9 | |
| 3 | 5 | 2 | 13 | | 8 | | | 8 | |
| 4 | 1 | 2 | 14 | | | i i i | | The same same ship in the same same same same same same same sam | |
| 5 | 1 | 2 | 15 | | | | | | |
| 6 | 1 | 12 | 16 | | - | | | | |
| 7 | 1 | 2 | - | W | - | | Total | 26 | |
| 8 | 1 | 12 | / | \sim | | | To Man May | The second secon | |
| 9 9 | | (4) | | 1 | | 1 00 | 10/19 | | |
| | | 50 | | | francis (and Ot | | | | |
| Total | Total 17 | | Grand Total | | | Name and Signature of the Examiner with date | | | |

| | | To be fill | led by the | examiner | | ragement or more action or opposite or the residence of t | |
|-----------------|---|-------------|-----------------------------------|----------|------------------|--|------------|
| Course Outcomes | 1 - | 2 | 3 | 4 | 5 | 6 | Total |
| Marks allotted | | 50 | or yellowish having applicable on | | | | 2.000 |
| Marks Obtained | alcoholic A A special popularitability. | 41 | ≥ Pappyahayay w | | AN ridearces que | | |
| Ge | ood. | Audit - Rer | get | ligh | nales | Name and of the IQA | l Signatur |

Dr. G. Balakrishnan, M.E., Ph.D.,
Principal
Indra Ganesan College of Engineering
IG Valley, Madurai Main Road

Manikandam, Trichy-620 812.

(Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25) IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

ROOT CAUSE ANALYSIS

: M. Nondhing Name of the Faculty Degree & Program IA Test

Target

BYERCE: I COMMODE!

University Exam/Month & v.

Course Code & Name: ECS392-RD1851al Electornike

Semester & Section

| 12 | REMARKS OF THE | HOD 1 | · · | *************************************** |
|--------------|----------------------------|-------------------------------------|------------------------|--|
| 1/pec 20 | FOLLOWUP | PROGRAM | Phograms monitare | Lagrens montaled. |
| nieved : 70% | PREVENTIVE ACTION TAKEN | 8 | 3 | Conducted take case |
| Achieved | CORRECTIVE ACTION TAKEN | | - | Conducted |
| SIGNATURE | STUDENT WITH DATE | 1008 119 Hankersh | 10/08/19 Sumethi | 10/08/19 |
| CAUSES FOR | FAILURE | Lyand mother Hanites | Health 18840 | |
| NAME OF THE | 6 | Has leasthers unand nother Hankersh | 811218106000 Sumalfies | |
| BATCHNO | 811218-105006 | 8rc218106008 | 8712.18-10-60-20 | Transferrance managements was the control of the co |
| S.NO | | 2. | 3 | The state of the s |

Signature of the Faculty Member

Dr. G. Balakrishnan, M.E., Ph. ... Indra Ganesan College of Engineering IG Valley, Madurai Main Road Manikandam, Trichy-620 012. Principal

M. Bhuranoswad. Signature of the HoD/ECE



IG Valley, Manikandam, Tiruchirappalli, Tamil Nadu – 620 012, India (Approved by AICTE, New Delhi, Affiliated to Anna University, Chennai-25)

| | (A | IG Valley, Manikandam pproved by AICTE, New | Delhi, Affi | liated to | Anna U | Jnive | rsity, (| Chenna | ni-25) |
|-------------|---------------|---|--|--|--|--------------------------|-----------------|----------|-----------|
| | | TOAC | Academ | nic All(| alt r | orn | 1 | | |
| | | ACADEMIC YEAR: | 2019- | 2020 | /EI | $\frac{1E\Lambda}{0.00}$ | / SEN Studen | ts Regis | stered: |
| Name | e of Departm | ent ECE Year | sem / Sec : | 121 | · 11 | | | | |
| Deta | ls of Examir | nation: IA Test -1 / IA T | | rest -3 / n | | | | | |
| S.Na. | Course Code | List of Reg.No Verified | Course Log Book Verified (Y / N) | Course File Verified (Y / N) | No of students Attended | No of Absentees | No of Failures | Pass % | Remarks |
| | | 811218106016 | y | У | 18 | 02 | ප | | Retrot |
| 2 | Ec. 8393 | 811218106004 | V | У | 20 | • | | | |
| 3 | EC 835 | 811218106016 |) | y | 18 | 2 | | | Retest |
| 4 | EC835 | 811218706019 | 7 | 4 | Re | - | 2 | 90 | |
| 5 | EC839. | 811218106019 | 4 | 7 | 20 |) | 3 | 85/ | Refeat |
| 6 | FC 8391 | 811218106014 | | Y | 20 | _ | 2 | 90 | Retent |
| - | | | V | erified by | | | | | 2000 |
| F | xternal Men | ber Name and Signature: | k se | elhag | Juna | ø d | K K | | |
| | | nber Name and Signature: | K. | Kum | ar | , 0 | KS | um | seofl- |
| O | verall Remark | \$ | | | | | | | |
| | | | | Space and the sp | و سادورون و درون | • | | | ? |
| | | maneriae | Ada IQAC | Defi Coording | H 160 | | | | Principal |

Dr. G. Balakrishnan, M.E., Ph.D.,

Indra Genesin College of Ingineering IG Valley, Madurai Micin Road Manikandam, Trichy-620 012.